參數(shù)資料
型號: CLC5523IN
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: 模擬信號調(diào)理
英文描述: Low-Power, Variable Gain Amplifier
中文描述: SPECIALTY ANALOG CIRCUIT, PDIP8
封裝: PLASTIC, MDIP-8
文件頁數(shù): 6/12頁
文件大?。?/td> 154K
代理商: CLC5523IN
http://www.national.com
6
The CLC425 is a low noise wideband voltage feedback
amplifier. Setting R2 at 909
W
and R1 at 100
W
produces
a gain of 20dB. Setting R
f
at 1000
W
as recommended
and R
g
at 50
W
, produces a gain of 26dB in the CLC5523.
The total gain of this circuit is therefore approximately
46dB. It is important to understand that when partitioning
to obtain high levels of gain, very small signal levels will
drive the amplifiers to full scale output. For example, with
46dB of gain, a 20mV signal at the input will drive the out-
put of the CLC425 to 200mV, the output of the CLC5523
to 4V. Accordingly, the designer must carefully consider
the contributions of each stage to the overall characteris-
tics. Through gain partitioning the designer is provided
with an opportunity to optimize the frequency response,
noise, distortion, settling time, and loading effects
of each amplifier to achieve improved overall
performance.
CLC5523 Gain Control Range and Minimum Gain
Before discussing Gain Control Range, it is important to
understand the issues which limit it. The minimum gain of
the CLC5523, theoretically, is zero, but in practical circuits
is limited by the amount of feedthrough, here defined as
the difference in output levels when V
G
= 2V and when
V
G
= 0V.
Capacitive coupling through the board and
package as well as coupling through the supplies will
determine the amount of feedthrough. Even at DC, the
input signal will not be completely rejected. At high fre-
quencies feedthrough will get worse because of its capac-
itive nature. At low frequencies, the feedthrough
will be
80dB below the maximum gain, and therefore it can
be said
that the CLC5523 has an 80dB Gain Control Range.
CLC5523 Gain Control Function
In the two plots, Gain vs. V
G
, we can see the gain as a
function of the control voltage. The first plot, sometimes
referred to as the S-curve, is the linear (V/V ) gain. This
is a hyperbolic tangent relationship. The second gain
curve plots the gain in dB and is linear over a wide range
of gains. Because of this, the CLC5523 gain control is
referred to as “l(fā)inear-in-dB.”
For applications where the CLC5523 will be used at the
heart of a closed loop AGC circuit, the S-curve control
characteristic provides a broad linear (in dB) control
range with soft limiting at the highest gains where large
changes in control voltage result in small changes in
gain.
For applications, requiring a fully linear (in dB)
control characteristic, use the CLC5523 at half gain and
below (V
G
2
1V).
Avoiding Overdrive of the CLC5523
Gain Control Input
There is an additional requirement for the CLC5523 Gain
Control Input (V
G
): V
G
must not exceed +2.5V. The gain
control circuitry may saturate and the gain may actually
be reduced. In applications where V
G
is being driven
from a DAC, this can easily be addressed in the software.
If there is a linear loop driving V
G
, such as an AGC loop,
other methods of limiting the input voltage should be
implemented.
One simple solution is to place a 2:1
resistive divider on the V
G
input. If the device driving this
divider is operating off of ±5V supplies as well, its output
will not exceed 5V and through the divider V
G
can not
exceed 2.5V.
Improving the CLC5523 Large Signal Performance
Figure 2 illustrates an inverting gain scheme for the
CLC5523.
Figure 2: Inverting the CLC5523
The input signal is applied through the R
g
resistor. The
V
in
pin should be grounded through a 25
W
resistor. The
maximum gain range of this configuration is given in the
following equation:
The inverting slew rate of the CLC5523 is much higher
than that of the non-inverting slew rate.
performance improvement comes about because in the
non-inverting configuration, the slew rate of the overall
amplifier is limited by the input buffer. In the inverting
circuit, the input buffer remains at a fixed voltage and
does not affect slew rate.
This 2.5X
Transmission Line Matching
One method for matching the characteristic impedance of
a transmission line is to place the appropriate resistor at
the input or output of the amplifier. Figure 3 shows a typ-
ical circuit configuration for matching transmission lines.
Figure 3:Transmission Line Matching
The resistors R
s
, R
i
, R
o
, and R
T
are equal to the
characteristic impedance, Z
o
, of the transmission line or
cable. Use C
o
to match the output transmission line over
a greater frequency range.
increase of the op amp’s output impedance with frequency.
It compensates for the
CLC5523
R
f
V
in
2
3
4
1
V
G
6
7
25
W
25
W
R
g
V
o
A
R
R
vmax
f
g
= -
è
CLC5523
R
f
2
3
4
1
V
G
6
7
25
W
R
g
C
o
Z
o
R
T
Output
R
o
Z
o
Signal
Input
+
R
i
R
s
相關(guān)PDF資料
PDF描述
CLC5523IM Low-Power, Variable Gain Amplifier
CLC5526PCASM Digital Variable Gain Amplifier (DVGA)
CLC5526 Digital Variable Gain Amplifier (DVGA)
CLC5526MSA Digital Variable Gain Amplifier (DVGA)
CLC5602 Dual, High Output, Video Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CLC5526 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Digital Variable Gain Amplifier (DVGA)
CLC5526MSA 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Digital Variable Gain Amplifier (DVGA)
CLC5526MSA/NOPB 功能描述:IC VARIABLE GAIN AMP DGTL 20SSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 16.5 V,±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)
CLC5526MSAX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single Differential Amplifier
CLC5526MSAX/NOPB 功能描述:IC AMP DIG VARIABLE GAIN 20-SSOP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 放大器類型:電壓反饋 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:33 V/µs 增益帶寬積:20MHz -3db帶寬:30MHz 電流 - 輸入偏壓:2nA 電壓 - 輸入偏移:3000µV 電流 - 電源:2.5mA 電流 - 輸出 / 通道:30mA 電壓 - 電源,單路/雙路(±):4.5 V ~ 16.5 V,±2.25 V ~ 8.25 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:14-SOIC 包裝:帶卷 (TR)