- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379893 > CLC031AVEC (Motorola, Inc.) SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs PDF資料下載
參數(shù)資料
| 型號： | CLC031AVEC |
| 廠商： | Motorola, Inc. |
| 英文描述： | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| 中文描述： | 的SMPTE 292M/259M數(shù)字視頻解串器/解擾器的視頻和輔助數(shù)據(jù)FIFO |
| 文件頁數(shù)： | 7/31頁 |
| 文件大?。?/td> | 399K |
| 代理商： | CLC031AVEC |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
AC Electrical Characteristics
Over Supply Voltage and Operating Temperature ranges, unless otherwise specified (Note 3).
Symbol
Serial Video Data Inputs
Parameter
Conditions
Reference
Min
Typ
Max
Units
BR
SDI
Serial Input Data Rate
SMPTE 259M, Level C
SMPTE 259M, Level D
SMPTE 344M
SMPTE 292M
SMPTE 292M
20%–80%, SMPTE 259M
Data Rates
20%–80%, SMPTE 292M
Data Rates
SDI, SDI
270
360
540
1,483
1,485
M
BPS
t
r
, t
f
Rise Time, Fall Time
0.4
1.0
1.5
pns
270
ps
Parallel Video Data Outputs
f
VCLK
Video Output Clock
Frequency
SMPTE 259M, 270M
BPS
SMPTE 267M, 360M
BPS
SMPTE 344M, 540M
BPS
SMPTE 292M, 1,483M
BPS
SMPTE 292M, 1,485M
BPS
V
CLK
27.0
36.0
54.0
74.176
74.25
MHz
t
pd
Propagation Delay, Video
Clock to Video Data Valid
Duty Cycle, Video Clock
50%–50%
V
CLK
to DV
N
Timing Diagram
V
CLK
0.5
2.0
ns
DC
V
50
±
5
2.0
1.4
1.0
0.5
%
t
JIT
Video Data Output Clock
Jitter
27MHz
36MHz
54MHz
74.25MHz
V
CLK
ns
P-P
Parallel Ancillary / Control Data Inputs, Multi-function Parallel Bus Inputs
Ancillary / Control Data
Clock Frequency
Duty Cycle, Ancillary Data
Clock
Output Rise Time, Fall
Time
Setup Time, AD
N
to A
CLK
or IO
N
to A
CLK
Rising Edge
Hold Time, Rising Edge
A
CLK
to AD
N
or A
CLK
to
IO
N
Parallel Ancillary / Control Data Outputs
Propagation Delay, Clock
to Control Data
Propagation Delay, Clock
to Ancillary Data
Multi-function Parallel I/O Bus
f
ACLK
A
CLK
V
CLK
MHz
DC
A
ANC Data clock
(Note 7)
45
50
55
%
t
r
, t
f
10%–90%
IO
N
, AD
N
, A
CLK
Timing Diagram
1.0
1.5
3.0
ns
t
S
Control Data Input or I/O
Bus Input
3.0
1.5
t
H
3.0
1.5
t
pd
50%–50%
A
CLK
to AD
N
Timing Diagram
8.5
ns
t
pd
11.5
t
r
, t
f
Rise Time, Fall Time
10%–90%
IO0–IO7
Timing Diagram
1.0
1.5
3.0
ns
PLL/CDR, Format Detect
t
LOCK
Lock Detect Time
SD Rates (Note 5)
HD Rates (Note 5)
All Rates
0.32
0.26
20
1.0
1.0
ms
t
FORMAT
Format Detect Time
Note 1:
“Absolute Maximum Ratings” are those parameter values beyond which the life and operation of the device cannot be guaranteed. The stating herein of
these maximums shall not be construed to imply that the device can or should be operated at or beyond these values. The table of “Electrical Characteristics”
specifies acceptable device operating conditions.
C
www.national.com
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC031 | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC031VEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC034 | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC034MA | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC103 | Fast Settling, High Current Wideband Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC031AVEC/NOPB | 制造商:Texas Instruments 功能描述:Digital Video Deserializer 64-Pin TQFP |
| CLC03-1N0_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N2_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N5_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N8_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。