- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379893 > CLC031AVEC (Motorola, Inc.) SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs PDF資料下載
參數(shù)資料
| 型號(hào)： | CLC031AVEC |
| 廠商： | Motorola, Inc. |
| 英文描述： | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| 中文描述： | 的SMPTE 292M/259M數(shù)字視頻解串器/解擾器的視頻和輔助數(shù)據(jù)FIFO |
| 文件頁數(shù)： | 21/31頁 |
| 文件大?。?/td> | 399K |
| 代理商： | CLC031AVEC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Device Operation
(Continued)
reported via the
ANC Checksum Error
bit.
ANC Checksum
Error
is available as an output on the multifunction I/O port.
ANC 1 AND 2 (Addresses 05h and 06h)
The extraction of Ancillary Data packets from video data into
the FIFO is controlled by the
ANC MASK[15:0]
and
ANC
ID[15:0]
bits in the control registers. The
ANC ID[7:0]
reg-
ister normally is set to a valid 8-bit code used for component
Ancillary Data packet DID identification as specified in
SMPTE 291M-1998. Similarly,
ANC ID[15:8]
normally is set
to a valid 8-bit code used for component Ancillary Data
packet SDID/DBN identification.
ANC 3 AND 4 (Addresses 07h and 08h)
The
ANC MASK[7:0]
is an 8-bit word that can be used to
selectively control extraction of packets with specific DIDs
(or DID ranges) into the FIFO. When the
ANC MASK[7:0]
is
set to FFh, packets with any DID can be extracted into the
FIFO. When any bit or bits of the
ANC MASK[7:0]
are set to
a logic-1, the corresponding bit or bits of the
ANC ID[7:0]
are
a don’t-care when matching DIDs of packets being ex-
tracted. When the
ANC MASK[7:0]
is set to 00h, the ANC
DID of incoming packets must match exactly, bit-for-bit the
ANC ID[7:0]
set in the control register for the packets to be
extracted into the FIFO. The initial value of the
ANC
MASK[7:0]
is FFh and the
ANC ID[7:0]
is 00h.
Similarly,
ANC MASK[15:8]
is an 8-bit word that can be
used to selectively control extraction of packets with specific
SDID/DBN (or SDID/DBN ranges) into the FIFO. Operation
and use of these bits is the same as for
ANC MASK[7:0]
previously discussed.
ANC 5 (Address 17h)
The
FIFO EXTRACT ENABLE
bit in the control registers
enables the device to extract or copy Ancillary Data from the
video data stream and place it in the ANC FIFO. From there
data may be output via the parallel ancillary port. Data
extraction is enabled when this bit is set to a logic-1. This bit
can be used to delay automatic extraction and therefore the
output of parallel Ancillary Data.
FIFO EXTRACT ENABLE
should be asserted during an SAV or EAV to avoid timing
problems withAncillary Data extraction.Access to data in the
FIFO is controlled by the
RD/WR
,
ANC/CTRL
and
A
CLK
control signals.
To conserve power when the Ancillary Data function is not
being used, the internal Ancillary Data FIFO clock is dis-
abled. This clock must be enabled before Ancillary Data may
be replicated into the FIFO for output.
FIFO CLOCK EN-
ABLE
, bit-6 of the
ANC 5
register (address 17h), when set,
enables this clock to propagate to the FIFO. The default
condition of
FIFO CLOCK ENABLE
is OFF. After enabling
the internal FIFO clock by turning this bit ON,
A
CLK
must be
toggled three (3) times to propagate the enable to the clock
tree.
A
CLK
should remain running at all times when the ANC
FIFO is in use. Otherwise, message tracking and related
functions will not operate correctly.
The CLC031A can keep track of up to 8 ANC data packets in
the ANC FIFO. Incoming packet length versus available
space in the FIFO is also tracked. The
MSG TRACK
bit in
the control registers, when set, enables tracking of packets
in the FIFO. Other functions for control of packet traffic in the
FIFO are
FIFO FLUSH STAT
and
MSG FLUSH STAT
. If the
user wishes to handle more than 8 messages, the
MSG
TRACK
bit should be turned off (reset). The operation
FIFO
FLUSH STAT
will no longer work and the function
FULL
MSG AVAILABLE
will no longer be a reliable indicator that
messages are available in the FIFO. The user may still
effectively use the FIFO by monitoring the states of
ANC
FIFO EMPTY
,
ANC FIFO FULL
,
ANC FIFO 90%FULL
and
ANC FIFO OVERRUN
.
Setting the
FIFO FLUSH STAT
bit to a logic-1 flushes the
FIFO.
FIFO FLUSH STAT
may not be set while the FIFO is
being accessed (Read or Write).
FIFO FLUSH STAT
is
automatically reset after this operation is complete.
When
MSG FLUSH STAT
is set to a logic-1, the oldest
message packet in the FIFO is flushed when data is not
being written to the FIFO.
MSG FLUSH STAT
is automati-
cally reset after this operation is complete.
The
FULL MSG AVAILABLE
bit in the control registers,
when set, notifies the host system that complete packets
reside in theAncillary Data FIFO. When this bit is not set, the
messages in the FIFO are incomplete or partial. This func-
tion is not affected by
MSG TRACK
. The
FULL MSG AVAIL-
ABLE
function is most useful when mapped to the multifunc-
tion I/O port as an output.
ANC 6 (Address 18h)
The
ANC FIFO 90% FULL
flag bit indicates when the ANC
FIFO is 90% full. This bit may be mapped to the multi-
function I/O port. The purpose of this flag is to provide a
signal which gives the host system time to begin reading
from the FIFO before it has the chance to overflow. This was
done because it is virtually impossible to monitor the FIFO
FULL flag and begin extracting from the FIFO before an
overrun condition occurs.
The
SHORT MSG DETECT
flag bit indicates when short
ANC messages have been detected. i.e. An ANC header
was detected before the last full message was recovered.
This bit may be mapped to the multi-function I/O port.
The
ANC PARITY MASK
bit when set disables parity check-
ing for DID and SDID words in the ANC data packet. When
reset, parity checking is enabled; and, if a parity error occurs,
the packet will not be extracted.
The
VANC
bit, when set, enables extraction of ANC data
present in the vertical blanking interval (both active video
and horizontal blanking portions of the line).
FORMAT 0 (Address 0Bh)
The CLC031A may be set to process a single video format
by writing the appropriate data into the
FORMAT 0
register.
The
Format Set[4:0]
bits confine the CLC031A to recognize
and process only one of the fourteen specified type of SD or
HD formats defined by a particular SMPTE specification. The
Format Set[4:0]
bits may not be used to confine device
operation to a range of standards. The available formats and
codes are detailed in
Table 4
. Generally speaking, the
For-
mat Set[4:0]
codes indicate or group the formats as follows:
Format Set[4]
is set for the HD data formats, reset for SD
data formats.
Format Set[3]
is set for PAL data formats (with
the exception of the SMPTE 274M 24-frame progressive
format), reset for NTSC data formats.
Format Set[2:0]
fur-
ther sub-divide the standards as given in the table.
C
www.national.com
21
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC031 | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC031VEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC034 | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC034MA | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC103 | Fast Settling, High Current Wideband Op Amp |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC031AVEC/NOPB | 制造商:Texas Instruments 功能描述:Digital Video Deserializer 64-Pin TQFP |
| CLC03-1N0_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N2_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N5_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N8_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。