- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379893 > CLC031A (Motorola, Inc.) SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs PDF資料下載
參數(shù)資料
| 型號： | CLC031A |
| 廠商： | Motorola, Inc. |
| 英文描述： | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| 中文描述： | 的SMPTE 292M/259M數(shù)字視頻解串器/解擾器的視頻和輔助數(shù)據(jù)FIFO |
| 文件頁數(shù)： | 25/31頁 |
| 文件大?。?/td> | 399K |
| 代理商： | CLC031A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Device Operation
(Continued)
VIDEO CONTROL 0 (register address 55h)
The
EXTERNAL V
CLK
bit is a special application function
which enables use of an external VCXO as a substitute for
the internally generated V
CLK
. Additional circuitry is enabled
within the CLC031A which provides phase-frequency detec-
tion and control voltage output for the VCXO. An external
loop filter and voltage amplifier are required to interface the
control voltage output to the VCXO frequency control input.
When this function is used, the
R
output function is
changed from the bias supply output to the control voltage
output of the phase-frequency detector. The V
output
changes function, becoming the input for the VCXO signal.
Use of this function and required external support circuitry is
explained in the
Section Application Information
section.
The
SYNC DETECT ENABLE
bit, when set, enables detec-
tion of TRS characters. This bit is normally set (ON).
The
LSB CLIP ENABLE
bit, when set, causes the two LSBs
of TRS characters to be set to 00b as described in ITU-R
BT.601. This function is normally set (ON).
The
NRZI ENABLE
bit, when set, enables data to be con-
verted from NRZI to NRZ. This bit is normally set (ON).
The
DE-SCRAMBLE ENABLE
bit, when set, enables de-
scrambling of the incoming data according to requirements
of SMPTE 259M or SMPTE 292M. This bit is normally set
(ON).
CAUTION:
The default state of this register is 36h. If any of
the normal operating features of the descrambler are turned
off, this register’s default data must be restored to resume
normal device operation.
REFERENCE CLOCK REGISTER (Address 67h)
The
Reference Clock
register controls operation of the CDR
reference clock source. The
CLKEN
bit when reset to a
logic-0 enables the oscillator signal to be used by the
CLC031A as a reference. The default state of this bit at
power-on is enabled. In general, this function and bit should
not be disabled. The
INT_OSC EN
bit enables the internal
crystal oscillator amplifier. By default this bit is a logic-0 and
is therefore inactive at power-on. The device expects an
external 27MHz reference reference clock source to be con-
nected to the
XTALi/Ext Clk
pin and activated at power-on.
I/O PIN 0 THROUGH 7 CONFIGURATION REGISTERS
(Addresses 0Fh through 16h)
The
I/O Pin Configuration Registers
are used to map
individual bits of the multi-function I/O port to selected bits of
the Configuration and Control Registers.
Table 6
gives the
pin select codes for the Configuration and Control register
functions that may be mapped to the port.
Pin[n] Select [5]
controls whether the port pin is input or output. The port pin
will be an input when this bit is set and an output when reset.
Input-only functions may not be configured as outputs and
vice versa. The remaining five
Pin[n] Select [4:0]
bits iden-
tify the particular Control Register bit to be mapped.
Example:
Program, via the AD port, I/O port bit 0 as output
for the CRC Luma Error bit in the control registers.
1.
Set
ANC/CTRL
to a logic-low.
2.
Set
RD/WR
to a logic-low.
3.
Present 00Fh to
AD[9:0]
as the
I/O PIN 0 CONFIG
register address.
4.
Toggle
A
CLK
.
5.
Present 310h to
AD[9:0]
as the register data, the bit
address of the CRC Luma Error bit in the control regis-
ters.
6.
Toggle
A
CLK
.
C
www.national.com
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC031AVEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| CLC031 | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC031VEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC034 | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC034MA | SMPTE 292M / 259M Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC031AVEC | 功能描述:IC DESERIAL/DESCRMBLR VID 64TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| CLC031AVEC/NOPB | 制造商:Texas Instruments 功能描述:Digital Video Deserializer 64-Pin TQFP |
| CLC03-1N0_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N2_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N5_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。