- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379893 > CLC031A (Motorola, Inc.) SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs PDF資料下載
參數(shù)資料
| 型號： | CLC031A |
| 廠商： | Motorola, Inc. |
| 英文描述： | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| 中文描述： | 的SMPTE 292M/259M數(shù)字視頻解串器/解擾器的視頻和輔助數(shù)據(jù)FIFO |
| 文件頁數(shù)： | 24/31頁 |
| 文件大?。?/td> | 399K |
| 代理商： | CLC031A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
Device Operation
(Continued)
TABLE 5. Test Pattern Selection Codes
(Continued)
Bit 5
Bit 4
Test Pattern Select Word Bits
>
525 Line, 30 Frame, 27 MHz, NTSC 4x3 (SMPTE 125M)
Ref. Black
PLL Path.
EQ Path.
Colour Bars (SD BIST)
625 Line, 25 Frame, 27 MHz, PAL 4x3 (ITU-T BT.601)
Ref. Black
PLL Path. (SD BIST)
EQ Path.
Colour Bars
525 Line, 30 Frame, 36 MHz, NTSC 16x9 (SMPTE 125M)
Ref. Black
PLL Path.
EQ Path.
Colour Bars
625 Line, 25 Frame, 36 MHz, PAL 16x9 (ITU-T BT.601)
Ref. Black
PLL Path.
EQ Path.
Colour Bars
525 Line, 30 Frame, 54 MHz (NTSC)
Ref. Black
PLL Path.
EQ Path.
Colour Bars
625 Line, 25 Frame, 54 MHz (PAL)
Ref. Black
PLL Path.
EQ Path.
Colour Bars
Note:
BIST test patterns for SD are: NTSC 4x3 Colour Bars and PAL 4x3 PLL Pathological.
Bit 3
Bit 2
Bit 1
Bit 0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
0
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
1
1
0
1
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
1
0
1
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
0
1
0
1
VIDEO INFO 0 REGISTER (Address 0Eh)
Re-synchronization of the parallel video output data with the
parallel rate clock is controlled by the functions
Framing
Enable
,
Framing Mode
and
NSP
. For operating details
about these control bits, refer to the preceeding section
about
Format Registers 0 and 1
and the
Format Mode
bit.
Framing Enable
may be assigned as an input on the multi-
function I/O port.
The
NSP
(New Sync Position) bit indicates that a new or
out-of-place TRS character has been detected in the input
data. This bit is set to a logic-1 and remains set for at least
one horizontal line period or unless re-activated by a subse-
quent new or out-of-place TRS. It is reset by an EAV TRS
character.
The
EAV
(end of active video) and
SAV
(start of active video)
bits track the occurrence of the corresponding TRS charac-
ters.
The
Lock Detect
is a logic-1 when the loop is locked and the
CDR has acquired a phase of the incoming serial data. This
bit may be programmed as an output on the multi-function
I/O bus. This bit is mapped to I/O port bit 4 in the default
condition.
The
VPG Filter Enable
bit when set enables operation of the
Video Pattern Generator filter. Operation of this filter causes
the insertion of transition codes in the chroma and luma data
of colour bar test patterns where these patterns change from
one bar to the next. This filter reduces the magnitude of
out-of-band frequency products which are produced by
abrupt transitions in the chroma and luma data when fed to
D-to-A converters and picture monitors.
The CLC031A incorporates circuitry that implements a
method for handling data that has been subjected to
LSB
dithering
. Data from the de-scrambler is routed for de-
dithering. Control of this circuitry is via the
De-Dither Enable
bit in the
VIDEO INFO 0
control register. Recovery of data
that has been dithered during the vertical blanking interval
can be selectively enabled by use of the
V De-Dither Enable
bit in the
VIDEO INFO 0
control register. The initial condition
of
De-Dither Enable
and
V De-Dither Enable
is OFF.
C
www.national.com
24
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CLC031AVEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancillary Data FIFOs |
| CLC031 | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC031VEC | SMPTE 292M/259M Digital Video Deserializer / Descrambler with Video and Ancilliary Data FIFOs |
| CLC034 | SMPTE 292M / 259M Adaptive Cable Equalizer |
| CLC034MA | SMPTE 292M / 259M Adaptive Cable Equalizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CLC031AVEC | 功能描述:IC DESERIAL/DESCRMBLR VID 64TQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| CLC031AVEC/NOPB | 制造商:Texas Instruments 功能描述:Digital Video Deserializer 64-Pin TQFP |
| CLC03-1N0_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N2_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
| CLC03-1N5_-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Ceramic Core Laser Cut Chip Inductor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。