- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379858 > CDP68HC68S1 (Intersil Corporation) Serial Multiplexed Bus Interface(串行多路總線接口) PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68S1 |
| 廠商： | Intersil Corporation |
| 英文描述： | Serial Multiplexed Bus Interface(串行多路總線接口) |
| 中文描述： | 復(fù)用串行總線接口（串行多路總線接口） |
| 文件頁數(shù)： | 6/14頁 |
| 文件大小： | 72K |
| 代理商： | CDP68HC68S1 |
6-89
CDP68HC68S1
Differential Transceiver Cell
The differential transceiver is a serial interface device which
accepts digital signals and translates this information for
transmitting on the two wire differential bus.
The transmitter section (shown in Figure 4), when transmit-
ting, provides matched constant current sources to the bus
“+” and bus “-” I/O sourcing and sinking respectively. When
transmitting, a logic zero at the “transmit data” input causes
the bus “+” I/O to provide source current and the bus “-” I/O
to provide a matched sink current. A logic one at the “trans-
mit data” input causes the bus “+” and bus “-” I/Os to simulta-
neously provide a high impedance state. The bus depends
on external resistor components for bias and termination.
Recommended resistor sizes are shown in Figure 4.
FIGURE 4. DIFFERENTIAL DRIVER/RECEIVER
A zero transmitted on the bus will appear as a large voltage
drop across the BUS+ and BUS- pins, i.e. BUS+ might typi-
cally sit at +2.8V and BUS- at +2.2V for a logic zero. For a
logic level one, the SBlC actually three-states the BUS+ and
BUS- pins and relies on external resistors to bias the bus
lines. The lines are both biased to sit at approximately 2.5V
with a small (perhaps 20mV) voltage drop across the two
lines. In this condition the BUS- line actually sits at a slightly
higher potential than the BUS+ line. See Figure 5. Thus, the
+
-
SBI CHIP
V
DD
TRANSMIT
-----------------
RECEIVE
DATA
OUTOF
RANGE
I
A
I
B
BUS+
BUS-
V
DD
13K
120
13K
C
L
C
L
C
L
DIFF.
BUS
DIFF.
BUS
bus actually “floats” to a logic level one, but must be driven to
a logic level zero. Logic 0-bits always dominate over logic 1-
bits on the bus. If two MCU’s simultaneously transmit a zero
and a one on the bus, the zero will override the one and the
bus will merely appear to be transmitting a zero. The “mark-
ing” or idle signal on the bus is a logic one. If the bus is idle
or if a micro is sending a logic one, then a one will appear on
the bus.
In addition to the transmission of data, the differential data
transceiver accepts at its bus “+” and bus “-” I/Os, serial dif-
ferential data which is translated into the standard digital
logic levels. This reception of data also occurs while trans-
mitting, thus reflecting the data seen on the bus back into the
SBIC data register.
FIGURE 5.
The differential transceiver cell allows bus activity by other
devices on the bus “+” and bus “-” I/Os when power to the
cell is shut off. Therefore, this powered off condition places
the transceiver outputs, BUS “+” and BUS “-”, in a high
impedance state. When the cell is either being powered up
or down, with or without bus activity, SCR latch-up protection
is provided such that this activity is not affected.
V
DD
= 5V
0.6V
LOGIC 0
20mV MAX.
LOGIC 0
BUS+
BUS-
2.8
2.5
2.2
APPROX.
VOLTAGE
LOGIC 1
Typical voltage levels seen on BUS+ and BUS-
I/O pins for logic zero and logic 1-bits. Notice
that the BUS- Pin is biased to actually sit a
higher voltage potential than the BUS+. Values
shown are for V
DD
= 5V
NOTES:
1. The control signal at the transmitting node.
2. The control signal at the receiving node.
3. There is a delay between the control pin being pulled low and the actual beginning of the start bit.
4. If the control pin is again puled low before the end of the stop bit, then the next start bit will begin at the end of the previous stop bit.
FIGURE 3. SCK, CONTROL, AND IDLE SIGNALS DURING THE SPI MODE OF OPERATION
DIFFERENTIAL
BUS
SCK
XMIT
REC
CONTROL (1)(3)
CONTROL (2)
IDLE
START
BIT
0
1
2
3
4
5
6
7
STOP
BIT
1
IBIT BIT
3
IBIT
4
IBIT
5
IBIT
6
IBIT
7
IBIT
8
IBIT
9
IBIT
10
IBIT
11
IBIT
2
1
2
3
4
5
6
7
8
MSB
MSB
6
5
4
3
2
1
LSB
LSB
6
5
4
3
2
1
(4)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP68HC68T1 | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1D | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1E | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1M | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1M2 | CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68S1E | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Serial Multiplexed Bus Interface |
| CDP68HC68S1M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Serial Multiplexed Bus Interface |
| CDP68HC68T WAF | 制造商:Harris Corporation 功能描述: |
| CDP68HC68T1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
| CDP68HC68T1_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial Real-Time Clock With RAM and Power Sense/Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。