- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379858 > CDP68HC68A2M (INTERSIL CORP) CMOS Serial 10-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號： | CDP68HC68A2M |
| 廠商： | INTERSIL CORP |
| 元件分類： | ADC |
| 英文描述： | CMOS Serial 10-Bit A/D Converter |
| 中文描述： | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 139K |
| 代理商： | CDP68HC68A2M |
13
inactive clock polarity is determined by the CPOL bit in the
microcomputer’s Control Register. A unique feature of the
CDP68HC68T1 is that it automatically determines the level
of the inactive clock by sampling SCK when CE becomes
active (see Figure 8). Input data (MOSI) is latched internally
on the internal strobe edge and output data (MISO) is shifted
out on the shift edge, as defined by Figure 8. There is one
clock for each data bit transferred (address, as well as data
bits are transferred in groups of 8).
Address And Data Format
There are three types of serial transfer:
1. Address Control - Figure 9.
2. READ or WRITE Data - Figure 10.
3. Watchdog Reset (actually a non-transfer) Figure 11.
The Address/Control and Data bytes are shifted MSB first,
Into the serial data input (MOSI) and out of the serial data
output (MISO).
Any transfer of data requires an Address/Control byte to
specify a Write or Read operation and to select a Clock or
RAM location, followed by one or more bytes of data.
Data is transferred out of MISO for a Read and into MOSI for
a Write operation.
Address/Control Byte - Figure 9
It is always the first byte received after CE goes true. To
transmit a new address, CE must first go false and then true
again. Bit 5 is used to select between Clock and RAM loca-
tions.
SHIFT
INTERNAL
STROBE
INTERNAL
STROBE
SHIFT
CE
SCK
CPOL = 1
SCK
CE
CPOL = 0
MOSI
MSB
MSB -1
NOTE: “CPOL” is a bit that is set in the microcomputer’s Control
Register.
FIGURE 8. SERIAL RAM CLOCK (SCK) AS A FUNCTION OF
MCU CLOCK POLARITY (CPOL)
BIT
7
6
5
4
3
2
1
0
W/R
0
CLK RAM
A4
A3
A2
A1
A0
04
A0-A4
Selects 5-Bit HEX Address of RAM or specifies Clock Register. Most Significant Address
Bit. If equal to “1”, A0 through A4 selects a Clock Register. If equal to “0”, A0 through A4
selects one of 32 RAM locations. Must be set to ”0” when not in Test Mode 7W/R W/R = “1”
initiates one or more WRITE cycles.W/R = “0”, initiates one or more READ cycles.
5
CLK RAM
6
0
7
W/R
NOTE: SCK can be either polarity.
FIGURE 9. ADDRESS/CONTROL BYTE-TRANSFER WAVEFORMS
A2
A1
A0
A3
A4
CLOCK
RAM
0
W/R
MOSI
SCK (NOTE)
CE
CDP68HC68T1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP68HC68P1 | CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68P1E | CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68P1M | CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68S1E | Serial Multiplexed Bus Interface |
| CDP68HC68S1M | Serial Multiplexed Bus Interface |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP68HC68A2M96 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial 10-Bit A/D Converter |
| CDP68HC68P1 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial 8-Bit Input/Output Port |
| CDP68HC68P1D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| CDP68HC68P1E | 制造商:MISCELLANEOUS 功能描述: |
| CDP68HC68P1M | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS Serial 8-Bit Input/Output Port |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。