參數資料
型號: CDP1881CE
廠商: INTERSIL CORP
元件分類: 通用總線功能
英文描述: CMOS 6-Bit Latch and Decoder Memory Interfaces
中文描述: HIGH LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDIP20
封裝: PLASTIC, DIP-20
文件頁數: 4/8頁
文件大?。?/td> 48K
代理商: CDP1881CE
4-4
TRUTH TABLE
INPUTS
OUTPUTS
(NOTE 1)
MWR
(NOTE 1)
MRD
CE
CLK
MA4
MA5
CS0
CS1
CS2
CS3
1
1
X
X
X
X
1
1
1
1
X
X
1
X
X
X
1
1
1
1
0
X
0
1
0
0
0
1
1
1
0
X
0
1
1
0
1
0
1
1
0
X
0
1
0
1
1
1
0
1
0
X
0
1
1
1
1
1
1
0
0
X
0
0
X
X
Previous State
X
0
0
1
0
0
0
1
1
1
X
0
0
1
1
0
1
0
1
1
X
0
0
1
0
1
1
1
0
1
X
0
0
1
1
1
1
1
1
0
X
0
0
0
X
X
Previous State
NOTE:
1. CDP1881C Only
INPUTS
OUTPUTS
CE
CLK
MA0, MA1, MA2, MA3
A8, A9, A10, A11
X
1
1
1
X
1
0
0
X
0
X
Previous State
Logic 1 = High, Logic 0 = Low, X = Don’t Care
Dynamic Electrical Specifications
at T
A
= -40
o
C to +85
o
C, V
DD
±
5%, t
R
, t
F
= 20ns, V
IH
= 0.7 V
DD
, V
IL
= 0.3 V
DD
, C
L
= 100pF,
(See Figure 1)
PARAMETER
V
DD
(V)
CDP1882
CDP1881C, CDP1882C
UNITS
MIN
(NOTE 1)
TYP
(NOTE 2)
MAX
MIN
(NOTE 1)
TYP
(NOTE 2)
MAX
Minimum Setup Time
t
MACL
5
-
10
35
-
10
35
ns
Memory Address to CLOCK
10
-
8
25
-
-
-
ns
Minimum Hold Time
t
CLMA
5
-
8
25
-
8
25
ns
Memory Address After CLOCK
10
-
8
25
-
-
-
ns
Minimum CLOCK Pulse Width
t
CLCL
5
-
50
75
-
50
75
ns
10
-
25
40
-
-
-
ns
CDP1881C, CDP1882, CDP1882C
相關PDF資料
PDF描述
CDP1881C CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS 6位鎖存和解碼存儲器接口)
CDP1882 CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS 6位鎖存和解碼存儲器接口)
CDP1882C CMOS 6-Bit Latch and Decoder Memory Interfaces(CMOS 6位鎖存和解碼存儲器接口)
CDP1882CEX CMOS 6-Bit Latch and Decoder Memory Interfaces
CDP1882CE CMOS 6-Bit Latch and Decoder Memory Interfaces
相關代理商/技術參數
參數描述
CDP1881CE WAF 制造商:Harris Corporation 功能描述:
CDP1881E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Logic IC
CDP1882 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 6-Bit Latch and Decoder Memory Interfaces
CDP1882 WAF 制造商:Harris Corporation 功能描述:
CDP1882C 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 6-Bit Latch and Decoder Memory Interfaces