- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379855 > CDP1806ACEX (INTERSIL CORP) CMOS 8-Bit Microprocessor with On-Chip RAM and Counter/Timer PDF資料下載
參數(shù)資料
| 型號(hào)： | CDP1806ACEX |
| 廠商： | INTERSIL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS 8-Bit Microprocessor with On-Chip RAM and Counter/Timer |
| 中文描述： | 8-BIT, 5 MHz, MICROPROCESSOR, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 7/30頁(yè) |
| 文件大小： | 301K |
| 代理商： | CDP1806ACEX |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)
7
Timing Waveforms For Possible Operating Modes
NOTE:
8. ME has a minimum setup and hold time with respect to the beginning of clock 70. For a memory read operation, RAM data will appear on
the data bus during the time ME is active after clock 31. The time shown can be longer, if for instance, a DMA out operation is performed
on internal RAM data, to allow data enough time to be latched into an external device. The internal RAM is automatically deselected at
the end of clock 71 independent of ME.
For CDP1805AC only.
FIGURE 3. INTERNAL MEMORY OPERATION TIMING WAVEFORMS
NOTE:
For CDP1805AC only.
FIGURE 4. EXTERNAL MEMORY OPERATION TIMING WAVEFORMS
00
10
20
30
40
50
60
70
00
10
20
30
40
50
60
70
01
11
21
31
41
51
61
71
01
11
21
31
41
51
61
71
CLOCK
TPA
TPB
MEMORY
ADDRESS
MRD
MWR
ME
IN
DATA
BUS
HIGH BYTE
LOW BYTE
HIGH BYTE
LOW BYTE
VALID DATA FROM MEMORY
VALID DATA FROM CPU
INTERNAL RAM READ CYCLE
INTERNAL RAM WRITE CYCLE
00
10
20
30
40
50
60
70
00
10
20
30
40
50
60
70
CLOCK
TPA
TPB
MRD
MWR
ME IN
(HIGH)
DATA
BUS
01
11
21
31
41
51
61
71
01
11
21
31
41
51
61
71
MEMORY
ADDRESS
HIGH BYTE
LOW BYTE
LOW BYTE
HIGH BYTE
DATA LATCHED IN CPU
VALID DATA FROM CPU
EXTERNAL MEMORY READ CYCLE
EXTERNAL MEMORY WRITE CYCLE
CDP1805AC, CDP1806AC
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDP1821C | High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1821C3 | High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1821CD3 | High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1822C | High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM |
| CDP1822C3 | High-Reliability CMOS 256-Word x 4-Bit LSI Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDP1806ACQ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 8-Bit Microprocessor with On-Chip RAM and Counter/Timer |
| CDP1821C | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1821C/3 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1821C3 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:High-Reliability CMOS 1024-Word x 1-Bit Static RAM |
| CDP1821CD | 制造商:Harris Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。