- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄379830 > CDC338 (Texas Instruments, Inc.) Phase-lock Loop Clock Driver with 3 state Output(鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) PDF資料下載
參數(shù)資料
| 型號(hào)： | CDC338 |
| 廠(chǎng)商： | Texas Instruments, Inc. |
| 英文描述： | Phase-lock Loop Clock Driver with 3 state Output(鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器(三態(tài)輸出)) |
| 中文描述： | 鎖相3態(tài)輸出環(huán)路時(shí)鐘驅(qū)動(dòng)器（鎖相環(huán)時(shí)鐘驅(qū)動(dòng)器（三態(tài)輸出）） |
| 文件頁(yè)數(shù)： | 5/8頁(yè) |
| 文件大小： | 153K |
| 代理商： | CDC338 |
CDC338
PHASE-LOCK LOOP CLOCK DRIVER
WITH 3-STATE OUTPUTS
SCAS418 – MAY 1992 – REVISED FEBRUARY 1993
5
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
timing requirements over recommended ranges of supply voltage and operating free-air
temperature (see Note 3)
MIN
MAX
UNIT
fclock
tw
Clock frequency
15
35
MHz
Pulse duration
CLR low
5
ns
Input clock duty cycle
40%
60%
S bili
Stabilization time
After CLR
↓
After OE
↓
After power up
50
tstabilize
50
50
s
μ
NOTE 3: Preliminary specifications based on SPICE analysis.
Time required for the integrated phase-lock loop circuits to obtain phase-lock of their feedback signals to their reference signals. In order for phase
lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLKIN. Until phase lock is obtained, the specifications
for propagation delay and skew parameters given in the switching characteristics table are not applicable.
switching characteristics over recommended ranges of supply voltage and operating free-air
temperature, C
L
= 50 pF (see Note 4 and Figures 1 and 2)
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
MAX
UNIT
fmax
tPLH
tPHL
tsk(o)
DC
35
MHz
CLKIN
↑
DF, HF, or Y
±
1
±
1
0.5
ns
HF
CLKIN
DF, HF, or Y
ns
DF, HF, or Y
45%
55%
tr
tf
ns
ns
NOTE 4: The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CDC339DWR | Eight Distributed-Output Clock Driver |
| CDC421XXX | FULLY INTEGRATED FIXED FREQUENCY LOW-JITTER, CRYSTAL-OSCILLATOR CLOCK GENERATOR |
| CDC4D20 | POWER INDUCTORS <SMD Type> |
| CDC5D23B | POWER INDUCTORS <SMD Type> |
| CDC509PW | 3.3-V PHASE-LOCK LOOP CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CDC338DW | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Six Distributed-Output Clock Driver |
| CDC339 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:CLOCK DRIVER WITH 3-STATE OUTPUTS |
| CDC339DB | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 1-To-8 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC339DBG4 | 功能描述:時(shí)鐘驅(qū)動(dòng)器及分配 1-To-8 Clock Driver RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類(lèi)型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| CDC339DBLE | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:CLOCK DRIVER WITH 3-STATE OUTPUTS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。