參數(shù)資料
型號： CD40104BMS
廠商： Intersil Corporation
英文描述： CMOS 4-Bit Bidirectional Universal Shift Register(CMOS ４位雙向通用移位寄存器)
中文描述： 的CMOS 4位雙向通用移位寄存器（的CMOS 4位雙向通用移位寄存器）
文件頁數(shù)： 2/10頁
文件大?。?/td> 129K
代理商： CD40104BMS
7-1308
Specifications CD40104BMS, CD40194BMS
Absolute Maximum Ratings
DC Supply Voltage Range, (VDD) . . . . . . . . . . . . . . . -0.5V to +20V
(Voltage Referenced to VSS Terminals)
Input Voltage Range, All Inputs . . . . . . . . . . . . .-0.5V to VDD +0.5V
DC Input Current, Any One Input
. . . . . . . . . . . . . . . . . . . . . . . .±
10mA
Operating Temperature Range. . . . . . . . . . . . . . . . -55
o
C to +125
o
C
Package Types D, F, K, H
Storage Temperature Range (TSTG). . . . . . . . . . . -65
o
C to +150
o
C
Lead Temperature (During Soldering) . . . . . . . . . . . . . . . . . +265
o
C
At Distance 1/16
±
1/32 Inch (1.59mm
±
0.79mm) from case for
10s Maximum
Reliability Information
Thermal Resistance . . . . . . . . . . . . . . . .
Ceramic DIP and FRIT Package . . . . .
Flatpack Package . . . . . . . . . . . . . . . .
Maximum Package Power Dissipation (PD) at +125
o
C
For T
A
= -55
o
C to +100
o
C (Package Type D, F, K) . . . . . . 500mW
For T
A
= +100
o
C to +125
o
C (Package Type D, F, K). . . . . .Derate
θ
ja
θ
jc
80
o
C/W
70
o
C/W
20
o
C/W
20
o
C/W
Linearity at 12mW/
o
C to 200mW
Device Dissipation per Output Transistor . . . . . . . . . . . . . . . 100mW
For T
A
= Full Package Temperature Range (All Package Types)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +175
o
C
TABLE 1. DC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
Supply Current
SYMBOL
IDD
CONDITIONS
(NOTE 1)
VDD = 20V, VIN = VDD or GND
GROUP A
SUBGROUPS
1
2
3
1
2
3
1
2
3
1, 2, 3
1, 2, 3
1
1
1
1
1
1
1
1
1
7
7
8A
8B
1, 2, 3
TEMPERATURE
+25
o
C
+125
o
C
-55
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C, +125
o
C, -55
o
C
+25
o
C, +125
o
C, -55
o
C 14.95
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+25
o
C
+125
o
C
-55
o
C
+25
o
C, +125
o
C, -55
o
C
LIMITS
MIN
-
-
-
-100
-1000
-100
-
-
-
-
UNITS
μ
A
μ
A
μ
A
nA
nA
nA
nA
nA
nA
mV
V
mA
mA
mA
mA
mA
mA
mA
V
V
V
MAX
10
1000
10
-
-
-
100
1000
100
50
-
-
-
-
-0.53
-1.8
-1.4
-3.5
-0.7
2.8
VOL <
VDD/2
VDD = 18V, VIN = VDD or GND
VIN = VDD or GND
Input Leakage Current
IIL
VDD = 20V
VDD = 18V
VDD = 20V
Input Leakage Current
IIH
VIN = VDD or GND
VDD = 18V
Output Voltage
Output Voltage
Output Current (Sink)
Output Current (Sink)
Output Current (Sink)
Output Current (Source)
Output Current (Source)
Output Current (Source)
Output Current (Source)
N Threshold Voltage
P Threshold Voltage
Functional
VOL15
VOH15
IOL5
IOL10
IOL15
IOH5A
IOH5B
IOH10
IOH15
VNTH
VPTH
F
VDD = 15V, No Load
VDD = 15V, No Load (Note 3)
VDD = 5V, VOUT = 0.4V
VDD = 10V, VOUT = 0.5V
VDD = 15V, VOUT = 1.5V
VDD = 5V, VOUT = 4.6V
VDD = 5V, VOUT = 2.5V
VDD = 10V, VOUT = 9.5V
VDD = 15V, VOUT = 13.5V
VDD = 10V, ISS = -10
μ
A
VSS = 0V, IDD = 10
μ
A
VDD = 2.8V, VIN = VDD or GND
VDD = 20V, VIN = VDD or GND
VDD = 18V, VIN = VDD or GND
VDD = 3V, VIN = VDD or GND
VDD = 5V, VOH > 4.5V, VOL < 0.5V
0.53
1.4
3.5
-
-
-
-
-2.8
0.7
VOH >
VDD/2
Input Voltage Low
(Note 2)
Input Voltage High
(Note 2)
Input Voltage Low
(Note 2)
Input Voltage High
(Note 2)
Tri-State Output
Leakage
VIL
-
1.5
V
VIH
VDD = 5V, VOH > 4.5V, VOL < 0.5V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
3.5
-
V
VIL
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
VDD = 15V, VOH > 13.5V,
VOL < 1.5V
VIN = VDD or GND
VOUT = 0V
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
-
4
V
VIH
1, 2, 3
+25
o
C, +125
o
C, -55
o
C
11
-
V
IOZL
VDD = 20V
1
2
3
1
2
3
+25
o
C
+125
o
C
-55
o
C
+25
o
C
+125
o
C
-55
o
C
-0.4
-12
-0.4
-
-
-
-
-
-
μ
A
μ
A
μ
A
μ
A
μ
A
μ
A
VDD = 18V
VDD = 20V
Tri-State Output
Leakage
IOZH
VIN = VDD or GND
VOUT = VDD
0.4
12
0.4
VDD = 18V
NOTES: 1. All voltages referenced to device GND, 100% testing being
implemented.
2. Go/No Go test with limits applied to inputs.
3. For accuracy, voltage is measured differentially to VDD. Limit
is 0.050V max.
相關PDF資料
PDF描述
CD40194BMS CMOS 4-Bit Bidirectional Universal Shift Register
CD40105 CMOS FIFO Register
CD40105BMS CMOS FIFO Register(CMOS 先進先出寄存器)
CD40106BC Hex Schmitt Trigger(六施密特觸發(fā)器)
CD40106BMJ 16-Bit Transparent D-Type Latch With 3-State Outputs 48-SSOP -40 to 85
相關代理商/技術參數(shù)
參數(shù)描述
CD40105 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS FIFO Register
CD40105B 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS FIFO REGISTER
CD40105BD 制造商:Rochester Electronics LLC 功能描述:- Bulk
CD40105BDMSR 制造商:Intersil Corporation 功能描述:FIFO REGISTER SGL 4-CH CMOS 16CDIP - Rail/Tube
CD40105BE 功能描述:寄存器 CMOS FIFO RoHS:否 制造商:NXP Semiconductors 邏輯類型:CMOS 邏輯系列:HC 電路數(shù)量:1 最大時鐘頻率:36 MHz 傳播延遲時間: 高電平輸出電流:- 7.8 mA 低電平輸出電流:7.8 mA 電源電壓-最大:6 V 最大工作溫度:+ 125 C 封裝 / 箱體:SOT-38 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*