- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379805 > CD4006BMS (Intersil Corporation) CMOS 18-Stage Static Register(CMOS 18級 靜態(tài)寄存器) PDF資料下載
參數(shù)資料
| 型號： | CD4006BMS |
| 廠商： | Intersil Corporation |
| 英文描述： | CMOS 18-Stage Static Register(CMOS 18級 靜態(tài)寄存器) |
| 中文描述： | 的CMOS 18級靜態(tài)注冊的CMOS（18級靜態(tài)寄存器） |
| 文件頁數(shù)： | 1/8頁 |
| 文件大?。?/td> | 77K |
| 代理商： | CD4006BMS |
7-658
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 321-724-7143 | Copyright Intersil Corporation 1999
CD4006BMS
CMOS 18-Stage Static Register
Pinout
CD4006BM
TOP VIEW
Functional Diagram
D1
D1 + 4’
CLOCK
D2
D3
D4
VSS
VDD
D1 + 4
D2 + 5
D2 + 4
D3 + 4
D4 + 5
D4 + 4
1
2
3
4
5
6
7
14
13
12
11
10
9
8
LATCH
4
STAGE
4
STAGE
4
STAGE
1
STAGE
1
STAGE
4
STAGE
VSS
7
8
9
10
11
12
2
13
1
4
3
5
6
14
VDD
D1 + 4
D1 + 4’
D2 + 5
D2 + 4
D3 + 4
D4 + 5
D4 + 4
D4
D3
CLOCK
D2
D1
Features
High-Voltage Type (20V Rating)
Fully Static Operation
Shifting Rates Up to 12MHz at 10V (typ)
Permanent Register Storage with Clock Line High or
Low - No Information Recirculation Required
100% Tested for Quiescent Current at 20V
Standardized, Symmetrical Output Characteristics
5V, 10V and 15V Parametric Ratings
Maximum Input Current of 1
μ
A at 18V Over Full Pack-
age-Temperature Range; 100nA at 18V and +25
o
C
Noise Margin (Full Package-Temperature Range):
- 1V at VDD = 5V
- 2V at VDD = 10V
- 2.5V at VDD = 15V
Meets All Requirements of JEDEC Tentative Stan-
dards No. 13B, “Standard Specifications for Descrip-
tion of “B” Series CMOS Devices”
Applications
Serial Shift Registers
Frequency Division
Time Delay Circuits
Description
CD4006BMS types are composed of 4 separate shift register
sections: two sections of four stages and two sections of five
stages with an output tap at the fourth stage. Each section has
an independent single-rail data path.
A common clock signal is used for all stages. Data are shifted
to the next stages on negative-going transitions of the clock.
Through appropriate connections of inputs and outputs, multi-
ple register sections of 4, 5, 8, and 9 stages or single register
sections of 10, 12, 13, 14, 16, 17 and 18 stages can be imple-
mented using one CD4006BMS package. Longer shift register
sections can be assembled by using more than one
CD4006BMS.
To facilitate cascading stages when clock rise and fall times are
slow, an optional output (D1 + 4’) that is delayed one-half clock-
cycle, is provided (see Truth Table for Output from Term. 2).
The CD4006BMS is supplied in these 14 lead outline pack-
ages:
Braze Seal DIP
H4Q
Frit Seal DIP
H6D
Ceramic Flatpack H4F
December 1992
File Number
3290
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD4007UBMS | CMOS Dual Complementary Pair Plus Inverter(CMOS 雙路補(bǔ)償雙組正反相器) |
| CD4007 | Multiple RS-232 Drivers and Receivers 20-TSSOP -40 to 85 |
| CD4007UBF3A116 | CMOS DUAL COMPLEMENTARY PAIR PLUS INVERTER |
| CD4007 | Dual Complementary Pair Plus Inverter |
| CD4007C | Dual Complementary Pair Plus Inverter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD4007 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:CMOS DUAL COMPLEMENTARY PAIR PLUS INVERTER |
| CD4007 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| CD4007A6 | 制造商:RCA 功能描述:4007A6 |
| CD4007AE | 制造商:RCA 功能描述:COMPLEMENTARY PAIR AND INVERTER, 14 Pin, Plastic, DIP |
| CD4007AF | 制造商:RCA 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。