- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379723 > C9812 (Cypress Semiconductor Corp.) Low EMI Clock Generator for Intel 810E Chipset Systems PDF資料下載
參數(shù)資料
| 型號： | C9812 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | Low EMI Clock Generator for Intel 810E Chipset Systems |
| 中文描述： | 低EMI時鐘發(fā)生器芯片組為Intel 810E規(guī)定系統(tǒng) |
| 文件頁數(shù)： | 6/18頁 |
| 文件大小： | 279K |
| 代理商： | C9812 |
Low EMI Clock Generator for Intel
810E Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07053 Rev. **
05/03/01
Page 6 of 18
APPROVED PRODUCT
C9812
2-Wire SMBUS Control Interface
The 2-wire control interface implements a write slave only interface according to SMBus specification. (See Fig. 7 / P. 8).
The device can be read back by using standard SMBUS command bytes. Sub addressing is not supported, thus all
preceding bytes must be sent in order to change one of the control bytes. The 2-wire control interface allows each clock
output to be individually enabled or disabled. 100 Kbits/second (standard mode) data transfer is supported.
During normal data transfer, the SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK
is high. There are two exceptions to this. A high to low transition on SDATA while SDCLK is high is used to indicate the
start of a data transfer cycle. A low to high transition on SDATA while SDCLK is high indicates the end of a data transfer
cycle. Data is always sent as complete 8-bit bytes, after which an acknowledge is generated. The first byte of a transfer
cycle is an 8-bit address. W#=0 in write mode.
The device will respond to writes to 10 bytes (max) of data to address
D2
by generating the acknowledge (low) signal on
the SDATA wire following reception of each byte. Data is transferred MSB first at a max rate of 100kbits/S. The device
will not respond to any other control interface conditions, and previously set control registers are retained.
SMBUS Test Circuitry
Fig.6
Note: Buffer is 7407 with VCC @ 5.0 V
2.2 K
Device under Test
SDATA
DATAIN
SCLK
DATAOUT
CLOCK
+ 5V
+ 5V
+ 5V
2.2 K
2.2 K
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C9827H | High Performance Pentium 4 Clock Synthesizer |
| C9827HT | High Performance Pentium 4 Clock Synthesizer |
| C9827HY | High Performance Pentium 4 Clock Synthesizer |
| C9835 | Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems |
| C9835CT | Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C9812DYB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C98130-A1231-C30 | 制造商:Siemens 功能描述: |
| C9815DY | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC |
| C981FFN-CTN | 制造商:Thomas & Betts 功能描述:1" FSC 1-GANG WP BOX 18 CU IN-CAN |
| C981U103MYVDAA7317 | 功能描述:瓷片電容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 電容:0.01 uF 容差:20 % 電壓額定值:250 V 工作溫度范圍: 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:AC Line Rated Class X1/Y2 Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復。