參數(shù)資料
型號: C9812
廠商: Cypress Semiconductor Corp.
英文描述: Low EMI Clock Generator for Intel 810E Chipset Systems
中文描述: 低EMI時(shí)鐘發(fā)生器芯片組為Intel 810E規(guī)定系統(tǒng)
文件頁數(shù): 2/18頁
文件大小: 279K
代理商: C9812
Low EMI Clock Generator for Intel
810E Chipset Systems
Cypress Semiconductor Corporation
525 Los Coches St.
Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571
http://www.cypress.com
Document#: 38-07053 Rev. **
05/03/01
Page 2 of 18
APPROVED PRODUCT
C9812
Pin Description
PIN No.
1
Pin Name
SEL2/REF
PWR
VDD
I/O
I/O
TYPE
Description
3.3V 14.318 MHz clock output.
This pin also serves as the select strap (associates with SEL0 &
1, see app. note page 5) for clock frequencies during power up.
Refer to Table 1 for detail. This pin has an internal pull-down
(Typ. 70K
).
14.318MHz Crystal input
14.318MHz Crystal output
3.3V PCI clock outputs
3
4
11, 12, 13,
15, 16, 18,
19, 20
7, 8
25
26
28, 29
XIN
XOUT
PCI0/ICH
PCI(1..7)
VDD
VDD
VDD
I
OSC1
O
O
3V66(0,1)
USB
DOT
SEL(0,1)
VDD
VDD
VDD
VDD
O
O
O
I
3.3V Fixed 66.6 MHz clock outputs
3.3V Fixed 48 MHz clock outputs
3.3V Fixed 48 MHz clock outputs
3.3V LVTTL compatible inputs for logic selection. Has an
internal pull-up (Typ. 250K
)
I2C compatible SDATA input. Has an internal pull-up (>100K
)
I2C compatible SCLK input. Has an internal pull-up (>100K
)
3.3V LVTTL compatible input. Device enters powerdown mode
When held LOW. Has an internal pull-up (>100K
)
3.3V output running 100MHz
3.3V output running 100MHz. All SDRAM outputs can be turned
off through SMBUS.
30
31
32
SDATA
SCLK
PD#
VDD
VDD
VDD
I
I
I
34
36, 37, 39,
40, 42, 43,
45, 46
49, 50, 52
DCLK
SDRAM(7..0)
VDD
VDDS
O
O
CPU(2)_ITP,
CPU(1,0)
IOAPIC(1,0)
VDDC
O
2.5V Host bus clock outputs. 66, 100 or 133MHz depending on
state of SEL(2..0)
2.5V clock outputs running rising edge synchronous with the
PCI clock.
3.3V Power Supply
54, 55
VDDI
O
2, 9, 10, 21,
27, 33
22
23
51, 53
5, 6,14, 17,
24, 35, 41,
47, 48, 56
38, 44
A bypass capacitor (0.1
μ
F) should be placed as close as possible to each positive power pin. If these bypass capacitors
are not close to the pins their high frequency filtering characteristic will be cancelled by the lead inductance of the traces.
VDD
-
VDDA
VSSA
VDDC, VDDI
VSS
-
-
-
-
Analog circuitry 3.3V Power Supply
Analog circuitry power supply Ground pins.
2.5V Power Supply’s
Common Ground pins.
-
VDDS
-
-
3.3V power support for SDRAM clock output drivers.
相關(guān)PDF資料
PDF描述
C9827H High Performance Pentium 4 Clock Synthesizer
C9827HT High Performance Pentium 4 Clock Synthesizer
C9827HY High Performance Pentium 4 Clock Synthesizer
C9835 Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems
C9835CT Low-EMI Clock Generator for Intel Mobile 133-MHz/3 SO-DIMM Chipset Systems
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
C9812DYB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC
C98130-A1231-C30 制造商:Siemens 功能描述:
C9815DY 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CPU SYSTEM CLOCK GENERATOR|SSOP|56PIN|PLASTIC
C981FFN-CTN 制造商:Thomas & Betts 功能描述:1" FSC 1-GANG WP BOX 18 CU IN-CAN
C981U103MYVDAA7317 功能描述:瓷片電容器 250volts 0.01uF 20% Y5V RoHS:否 制造商:Kemet 電容:0.01 uF 容差:20 % 電壓額定值:250 V 工作溫度范圍: 損耗因數(shù) DF: 端接類型:Radial 產(chǎn)品:AC Line Rated Class X1/Y2 Capacitors