- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385228 > C8051F015 (Cygnal Technologies) 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,64 腳 MCU) PDF資料下載
參數(shù)資料
| 型號(hào)： | C8051F015 |
| 廠商： | Cygnal Technologies |
| 英文描述： | 25 MIPS,32k Flash,2.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,64 腳 MCU) |
| 中文描述： | 25 MIPS的，32K閃存，2.25k羊，10位ADC，64引腳微控制器（25 MIPS的，32K的閃速存儲(chǔ)器，2.25k羊，10位ADC和64腳微控制器） |
| 文件頁(yè)數(shù)： | 87/170頁(yè) |
| 文件大小： | 1294K |
| 代理商： | C8051F015 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)
4.2001; Rev. 1.3
CYGNAL Integrated Products, Inc.
2001
Page 87
C8051F000/1/2/5/6/7
C8051F010/1/2/5/6/7
PRELIMINARY
11.2.
The Flash memory can be used for non-volatile data storage as well as program code. This allows data such as
calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read
using the MOVC instruction.
The MCU incorporates an additional 128-byte sector of Flash memory located at 0x8000 – 0x807F. This sector can
be used for program code or data storage. However, its smaller sector size makes it particularly well suited as general
purpose, non-volatile scratchpad memory. Even though Flash memory can be written a single byte at a time, an
entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to
temporary storage. Next, the sector is erased, the data set updated and the data set returned to the original sector.
The 128-byte sector-size facilitates updating data without wasting program memory space by allowing the use of
internal data RAM for temporary storage. (A normal 512-byte sector is too large to be stored in the 256-byte internal
data memory.)
11.3.
Security Options
The CIP-51 provides security options to protect the Flash memory from inadvertent modification by software as well
as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and
the Program Store Erase Enable (PSCTL.1) bits protect the Flash memory from accidental modification by software.
These bits must be explicitly set to logic 1 before software can modify the Flash memory. Additional security
features prevent proprietary program code and data constants from being read or altered across the JTAG interface
or by software running on the system controller.
A set of security lock bytes stored at 0x7DFE and 0x7DFF protect the Flash program memory from being read or
altered across the JTAG interface. Each bit in a security lock-byte protects one 4kbyte block of memory. Clearing a
bit to logic 0 in a Read lock byte prevents the corresponding block of Flash memory from being read across the
JTAG interface. Clearing a bit in the Write/Erase lock byte protects the block from JTAG erasures and/or writes.
The Read lock byte is at location 0x7DFF. The Write/Erase lock byte is located at 0x7DFE. Figure 11.2 shows the
location and bit definitions of the security bytes. The 512-byte sector containing the lock bytes can be written to, but
not erased by software.
Non-volatile Data Storage
Figure 11.1. PSCTL: Program Store RW Control
R/W
-
Bit7
R/W
-
Bit6
R/W
-
Bit5
R/W
-
Bit4
R/W
-
Bit3
R/W
-
Bit2
R/W
PSEE
Bit1
R/W
PSWE
Bit0
Reset Value
00000000
SFR Address:
0x8F
Bits7-2: UNUSED. Read = 000000b, Write = don’t care.
Bit1:
PSEE: Program Store Erase Enable.
Setting this bit allows an entire page of the Flash program memory to be erased provided
the PSWE bit is also set. After setting this bit, a write to Flash memory using the MOVX
instruction will erase the entire page that contains the location addressed by the MOVX
instruction. The value of the data byte written does not matter.
0: Flash program memory erasure disabled.
1: Flash program memory erasure enabled.
Bit0:
PSWE: Program Store Write Enable.
Setting this bit allows writing a byte of data to the Flash program memory using the MOVX
instruction. The location must be erased before writing data.
0: Write to Flash program memory disabled.
1: Write to Flash program memory enabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| C8051F016 | 25 MIPS,32k Flash,2.25k Ram,10bit ADC,48 Pin MCU(25 MIPS,32k 閃速存儲(chǔ)器,2.25k Ram,10位 ADC,48 腳 MCU) |
| C8051F022 | 25 MIPS,64k Flash,4.25k Ram,10bit ADC,100 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,10位 ADC,100 腳 MCU) |
| C8051F021 | 25 MIPS,64k Flash,4.25k Ram,12bit ADC,64 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,12位 ADC,64 腳 MCU) |
| C8051F020 | 25 MIPS,64k Flash,4.25k Ram,12bit ADC,100 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,12位 ADC,100 腳 MCU) |
| C8051F023 | 25 MIPS,64k Flash,4.25k Ram,10bit ADC,64 Pin MCU(25 MIPS,64k 閃速存儲(chǔ)器,4.25k Ram,10位 ADC,64 腳 MCU) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| C8051F015DK | 功能描述:開(kāi)發(fā)板和工具包 - 8051 Dev Kit for F015-19 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
| C8051F015-GQ | 功能描述:8位微控制器 -MCU 32KB 10ADC 64P MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F015-GQR | 功能描述:8位微控制器 -MCU 32KB 10ADC 64Pin MCU Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F015R | 功能描述:8位微控制器 -MCU C +-10Bit 64Pin RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| C8051F015TB | 功能描述:開(kāi)發(fā)板和工具包 - 8051 USE 634-C8051F005TB RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評(píng)估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。