參數(shù)資料
型號: BM29F400T-90TC
英文描述: x8/x16 Flash EEPROM
中文描述: x8/x16閃存EEPROM
文件頁數(shù): 15/37頁
文件大?。?/td> 265K
代理商: BM29F400T-90TC
BRIGHT
Microelectronics
Inc.
BM29F400T/BM29F400B
A Winbond Company
- 15 -
Publication Release Date: December 1999
Revision A2
During a programming operation, the RY/BY pin is driven low after the rising edge of the fourth WE
pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth
WE
pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. Refer to the timing
waveforms for the RY/BY status pin for further clarification. The RY/BY pin is high in the Standby
mode.
Since this is an open-drain output, several RY/BY pins can be tied together with a pull-up resistor to
Vcc.
RESET
Hardware Reset
The BM29F400 device may be RESET by driving the RESET pin to V
IL
. The RESET pin must be
kept low (V
IL
) for at least 500 nS. Pulling the
RESET
pin low will terminate any operation in progress.
The internal state machine will be RESET to the read mode 1 mS to 230 mS after the RESET pin is
driven low. If a hardware
RESET
occurs during a Programming or Erase operation, the data at that
particular location will be indeterminate.
When the RESET pin is low and the internal RESET is complete, the device goes to Standby mode
and cannot be accessed. Also, note that all the data output pins are tri-stated for the duration of the
RESET pulse. Once the RESET pin is taken high, the device requires 500 nS of wake up time until
outputs are valid for a read access.
The RESET pin may be tied to the system RESET input. Therefore, if a system RESET occurs
during an Internal Programming or Erase operation, the device will be automatically
RESET
to read
mode. This will enable the system's microprocessor to read the boot-up firmware from the Flag's
memory.
Data Protection
The BM29F400 is designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power-up the device
automatically resets the internal state machine in the Read mode. Also, with its control register
architecture, alteration of the memory contents only occurs after successful completion of specific
multi-bus cycle command sequences. The device also incorporates several features to prevent
inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.
Low Vcc Write Inhibit
To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out
for Vcc less than 3.2V (typically 3.7V). If Vcc < V
LKO
, the command register is disabled and all
internal programming/erase circuits are disabled. Under this condition the device will
RESET
to the
Read mode. Subsequent writes will be ignored until the Vcc level is greater than V
LKO
. It is the users
responsibility to ensure that the control pins are logically correct to prevent unintentional writes when
Vcc is above 3.2V.
Write Pulse "Glitch" Protection
Noise pulses of less than 5 nS (typical) on
OE
,
CE
or
WE
will not initiate a write cycle.
相關(guān)PDF資料
PDF描述
BMS-SAX300MM GUIDE PCB 300MM STRIP
BN101 Optoelectronic
BN201 Optoelectronic
BN301 Optoelectronic
BN401 Optoelectronic
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BM-2A 制造商:Anderson Power Products (APP) 功能描述:BENCH MOUNT
BM-2BK 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CASE DESKTOP
BM2LB150FJ-CE2 功能描述:2CH LOW SIDE SWITCH IC, 150M OHM 制造商:rohm semiconductor 系列:* 包裝:剪切帶(CT) 零件狀態(tài):在售 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOP-J 標準包裝:1
BM2LB300FJ-CE2 功能描述:THE BM2LB300FJ-C IS AN AUTOMOTIV 制造商:rohm semiconductor 系列:* 包裝:剪切帶(CT) 零件狀態(tài):在售 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商器件封裝:8-SOP-J 標準包裝:1
BM2M-C 功能描述:電線鑒定 Marker Tie Wrap 7.9"L (201mm) Mini RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in