- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄381550 > AZ10LVE111EFN (Arizona Microtek, Inc.) ECL/PECL 1:9 Differential Clock Driver with Enable PDF資料下載
參數(shù)資料
| 型號(hào)： | AZ10LVE111EFN |
| 廠商： | Arizona Microtek, Inc. |
| 英文描述： | ECL/PECL 1:9 Differential Clock Driver with Enable |
| 中文描述： | ECL / PECL的1:9差分時(shí)鐘驅(qū)動(dòng)器，帶有啟用 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大?。?/td> | 111K |
| 代理商： | AZ10LVE111EFN |
AZ10LVE111E
AZ100LVE111E
ECL/PECL 1:9 Differential Clock Driver with Enable
1630 S. STAPLEY DR., SUITE 127
MESA, ARIZONA 85204
USA
(480) 962-5881
FAX (480) 890-2541
www.azmicrotek.com
ARIZONA MICROTEK, INC.
FEATURES
Operating Range of 3.0V to 5.5V
Low Skew
Guaranteed Skew Spec
Differential Design
Enable
V
BB
Output
75k
Ω
Internal Input Pulldown Resistors
Direct Replacement for ON Semiconductor
MC10E111 & MC100E111
DESCRIPTION
The AZ10/100LVE111E is a low skew 1-to-9 differential driver, designed with clock distribution in mind. The
IN signal is fanned-out to nine identical differential outputs. An Enable input is also provided. A HIGH disables the
device by forcing all Q outputs LOW and all Q outputs HIGH.
The AZ100LVE111E provides a V
BB
output for single-ended use or a DC bias reference for AC coupling to the
device. For single–ended input applications, the V
BB
reference should be connected to one side of the IN/ˉˉ
differential input pair. The input signal is then fed to the other IN/ˉˉ input. The V
bias for the AZ100LVE111E as its current sink/source capability is limited. When used, the V
BB
pin should be
bypassed to ground via a 0.01
μ
F capacitor.
The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and
layout serve to minimize gate-to-gate within-device skew, and empirical modeling is used to determine process
control limits that ensure consistent t
pd
distributions from lot-to-lot. The net result is a dependable, guaranteed low
skew device.
To ensure that the tight skew specification is met, both sides of the differential output must be terminated into
50
Ω
, even if only one side is used. In most applications all nine differential pairs will be used and therefore
terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on
the same package side (i.e. sharing the same V
CCO
) as the pair(s) being used on that side, in order to maintain
minimum skew. Failure to do this will result in small degradations of propagation delay (on the order of 10-20ps) of
the output(s) being used that, while not being catastrophic to most designs, will mean a loss of skew margin.
NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.
BB
pin should be used only as a
PACKAGE AVAILABILITY
PART NO.
PACKAGE
MARKING
AZ10
LVE111E
<Date Code>
AZ100
LVE111E
<Date Code>
NOTES
PLCC 28
AZ10LVE111EFN
1,2
PLCC 28
AZ100LVE111EFN
1,2
1
2
Add R2 at end of part number for 13 inch (750 parts) Tape & Reel.
Date code format: “YY” for year followed by “WW” for week.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AZ100LVE111 | ECL/PECL 1:9 Differential Clock Driver |
| AZ100LVE111FN | ECL/PECL 1:9 Differential Clock Driver |
| AZ10LVE111 | ECL/PECL 1:9 Differential Clock Driver |
| AZ10LVE111FN | ECL/PECL 1:9 Differential Clock Driver |
| AZ100LVE210 | ECL/PECL 1:4, 1:5 Differential Clock Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AZ-1100 | 制造商:Thomas & Betts 功能描述:Tapes Non Adhesive Black/Yellow Vinyl Cloth 27.4m |
| AZ1117 | 制造商:BCDSEMI 制造商全稱:BCD Semiconductor Manufacturing Limited 功能描述:1A LOW DROPOUT LINEAR REGULATOR |
| AZ1117_12 | 制造商:BCDSEMI 制造商全稱:BCD Semiconductor Manufacturing Limited 功能描述:1A LOW DROPOUT LINEAR REGULATOR |
| AZ1117_13 | 制造商:BCDSEMI 制造商全稱:BCD Semiconductor Manufacturing Limited 功能描述:1A LOW DROPOUT LINEAR REGULATOR |
| AZ1117B | 制造商:BCDSEMI 制造商全稱:BCD Semiconductor Manufacturing Limited 功能描述:600mA LOW DROPOUT LINEAR REGULATOR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。