- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4100 > ATF16V8B-15SU (Atmel)IC PLD EE 15NS 20-SOIC PDF資料下載
參數(shù)資料
| 型號： | ATF16V8B-15SU |
| 廠商： | Atmel |
| 文件頁數(shù)： | 24/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLD EE 15NS 20-SOIC |
| 標準包裝： | 37 |
| 系列： | 16V8 |
| 可編程類型： | EE PLD |
| 宏單元數(shù)： | 8 |
| 輸入電壓： | 5V |
| 速度： | 15ns |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 610 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁
7
0364J–PLD–7/05
ATF16V8B/BQ/BQL
4.6
Power-up Reset
The registers in the ATF16V8Bs are designed to reset during power-up. At a point delayed
slightly from V
CC crossing VRST, all registers will be reset to the low state. As a result, the regis-
tered output state will always be high on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature
of reset and the uncertainty of how V
CC actually rises in the system, the following conditions are
required:
1.
The V
CC rise must be monotonic,
2.
After reset occurs, all input and feedback setup times must be met before driving the
clock pin high, and
3.
The clock must remain stable during t
PR.
Figure 4-1.
Power-up Reset Waveforms
4.7
Preload of Registered Outputs
The ATF16V8B’s registers are provided with circuitry to allow loading of each register with either
a high or a low. This feature will simplify testing since any state can be forced into the registers
to control test sequencing. A JEDEC file with preload is generated when a source file with vec-
tors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically
by most of the approved programmers after the programming.
5.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF16V8B fuse patterns. Once
programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains
accessible.
The security fuse should be programmed last, as its effect is immediate.
Table 4-2.
Power-up Reset Parameters
Parameter
Description
Typ
Max
Units
t
PR
Power-up
Reset Time
600
1,000
ns
VRST
Power-up
Reset Voltage
3.8
4.5
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71342SA35PF | IC SRAM 32KBIT 35NS 64TQFP |
| 1-84984-4 | CONN FFC 14POS 1.00MM VERT PCB |
| MPC866TCVR100A | IC MPU POWERQUICC 100MHZ 357PBGA |
| 4-1734839-6 | CONN FPC 46POS .5MM RT ANG SMD |
| MPC8275VRMIBA | IC MPU POWERQUICC II 516-PBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ATF16V8B-15SU SL383 | 制造商:Atmel Corporation 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz 5V 20-Pin SOIC 制造商:Atmel Corporation 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz CMOS Technology 5V 20-Pin SOIC 制造商:Atmel 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz CMOS Technology 5V 20-Pin SOIC 制造商:Atmel 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz 5V 20-Pin SOIC |
| ATF16V8B-15XC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF16V8B-15XI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
| ATF16V8B-15XU | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Highperformance EE PLD |
| ATF16V8B-25GC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Electrically-Erasable PLD |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。