參數(shù)資料
型號(hào)： ATF16V8B-15SU
廠(chǎng)商： Atmel
文件頁(yè)數(shù)： 13/26頁(yè)
文件大?。?/td> 0K
描述： IC PLD EE 15NS 20-SOIC
標(biāo)準(zhǔn)包裝： 37
系列： 16V8
可編程類(lèi)型： EE PLD
宏單元數(shù)： 8
輸入電壓： 5V
速度： 15ns
安裝類(lèi)型： 表面貼裝
封裝/外殼： 20-SOIC（0.295"，7.50mm 寬）
供應(yīng)商設(shè)備封裝： 20-SOIC W
包裝： 管件
產(chǎn)品目錄頁(yè)面： 610 (CN2011-ZH PDF)
20
7707F–AVR–11/10
AT90USB82/162
5.3.4
The EEPROM Control Register – EECR
Bits 7..6 – Res: Reserved Bits
These bits are reserved bits in the AT90USB82/162 and will always read as zero.
Bits 5, 4 – EEPM1 and EEPM0: EEPROM Programming Mode Bits
The EEPROM Programming mode bit setting defines which programming action that will be trig-
gered when writing EEPE. It is possible to program data in one atomic operation (erase the old
value and program the new value) or to split the Erase and Write operations in two different
operations. The Programming times for the different modes are shown in Table 5-1. While EEPE
is set, any write to EEPMn will be ignored. During reset, the EEPMn bits will be reset to 0b00
unless the EEPROM is busy programming.
Bit 3 – EERIE: EEPROM Ready Interrupt Enable
Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing
EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant inter-
rupt when EEPE is cleared.
Bit 2 – EEMPE: EEPROM Master Programming Enable
The EEMPE bit determines whether setting EEPE to one causes the EEPROM to be written.
When EEMPE is set, setting EEPE within four clock cycles will write data to the EEPROM at the
selected address If EEMPE is zero, setting EEPE will have no effect. When EEMPE has been
written to one by software, hardware clears the bit to zero after four clock cycles. See the
description of the EEPE bit for an EEPROM write procedure.
Bit 1 – EEPE: EEPROM Programming Enable
The EEPROM Write Enable Signal EEPE is the write strobe to the EEPROM. When address
and data are correctly set up, the EEPE bit must be written to one to write the value into the
EEPROM. The EEMPE bit must be written to one before a logical one is written to EEPE, other-
wise no EEPROM write takes place. The following procedure should be followed when writing
the EEPROM (the order of steps 3 and 4 is not essential):
1.
Wait until EEPE becomes zero.
2.
Wait until SELFPRGEN in SPMCSR becomes zero.
3.
Write new EEPROM address to EEAR (optional).
Bit
7
6
5432
10
–
EEPM1
EEPM0
EERIE
EEMPE
EEPE
EERE
EECR
Read/Write
R
R/W
Initial Value
0
X
0
X
0
Table 5-1.
EEPROM Mode Bits
EEPM1
EEPM0
Programming
Time
Operation
0
3.4 ms
Erase and Write in one operation (Atomic Operation)
0
1
1.8 ms
Erase Only
1
0
1.8 ms
Write Only
1
–
Reserved for future use
相關(guān)PDF資料
PDF描述
IDT71342SA35PF IC SRAM 32KBIT 35NS 64TQFP
1-84984-4 CONN FFC 14POS 1.00MM VERT PCB
MPC866TCVR100A IC MPU POWERQUICC 100MHZ 357PBGA
4-1734839-6 CONN FPC 46POS .5MM RT ANG SMD
MPC8275VRMIBA IC MPU POWERQUICC II 516-PBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATF16V8B-15SU SL383 制造商:Atmel Corporation 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz 5V 20-Pin SOIC 制造商:Atmel Corporation 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz CMOS Technology 5V 20-Pin SOIC 制造商:Atmel 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz CMOS Technology 5V 20-Pin SOIC 制造商:Atmel 功能描述:SPLD ATF16V8B Family 250 Gates 8 Macro Cells 62MHz 5V 20-Pin SOIC
ATF16V8B-15XC 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Highperformance EE PLD
ATF16V8B-15XI 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Electrically-Erasable PLD
ATF16V8B-15XU 制造商:ATMEL 制造商全稱(chēng):ATMEL Corporation 功能描述:Highperformance EE PLD
ATF16V8B-25GC 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Electrically-Erasable PLD
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*