- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385099 > AM79Q02 (Electronic Theatre Controls, Inc.) Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices PDF資料下載
參數(shù)資料
| 型號： | AM79Q02 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| 中文描述： | 四用戶線路音頻處理電路（QSLAC）設(shè)備 |
| 文件頁數(shù)： | 9/68頁 |
| 文件大?。?/td> | 1361K |
| 代理商： | AM79Q02 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
SLAC Products
9
DCLK
Input
Data Clock. The Data Clock input shifts data into and out of the microprocessor interface of
the QSLAC device. The maximum clock rate is 4.096 MHz.
DIO
Input/Output
Data. Control data is serially written into and read out of the QSLAC device via the DIO pin,
with the most significant bit first. The Data Clock determines the data rate. DIO is high im-
pedance except when data is being transmitted from the QSLAC device.
DRA/DRB
Inputs
PCM Data Receive A/B. The PCM data for channels 1, 2, 3, and 4 is serially received on either
the DRA or DRB port during user-programmed time slots. Data is always received with the
most significant bit first. For compressed signals, 1 byte of data for each channel is received
every 125 μs at the PCLK rate. In the Linear state, two consecutive bytes of data for each
channel are received every 125 μs at the PCLK rate. DRB is not available on all package types.
DXA/DXB
Outputs
PCM Data Transmit. The transmit data from channels 1, 2, 3, and 4 is sent serially out on
either the DXA or DXB port or both ports during user-programmed time slots. Data is always
transmitted with the most significant bit first. The output is available every 125 μs and the
data is shifted out in 8-bit (16-bit in Linear or PCM Signaling state) bursts at the PCLK rate.
DXA and DXB are High impedance between time slots, while the device is in the Inactive
state with no PCM signaling, or while the Cutoff Transmit Path bit (CTP) is on. DXB is not
available on all package types.
FS
Input
Frame Sync. The Frame Sync pulse is an 8 kHz signal that identifies Time Slot 0, Clock Slot
0 of a system
’
s PCM frame. The QSLAC device references individual time slots with respect
to this input, which must be synchronized to PCLK.
INT
Output
Interrupt. INT is an active Low output signal which is programmable as either TTL compati-
ble or open drain. The
INT
output goes Low any time one of the input bits in the Real Time
Data register changes state and is not masked. It also goes Low any time new transmit data
appears if this interrupt is armed.
INT
remains Low until the appropriate register is read via
the microprocessor interface, or the QSLAC device receives either a software or hardware
reset. The individual CDx
y
bits in the Real Time Data register can be masked from causing
an interrupt by using Command 26 of the MPI. The transmit data interrupt must be armed
with a bit in the Operating Conditions register.
MCLK/E1
Input/Output
Master Clock (Input)/Enable CD1 Multiplex (Output). The Master Clock can be a 1.536 MHz,
1.544 MHz, or 2.048 MHz (times 1, 2, or 4) clock for use by the digital signal processor. If the
internal clock is derived from the PCM Clock Input (PCLK), this pin can be used as an E1 out-
put to control Legerity SLICs having multiplexed hookswitch and ground-key detector out-
puts.
PCLK
Input
PCM Clock. The PCM clock determines the rate at which PCM data is serially shifted into or
out of the PCM ports. PCLK is an integer multiple of the frame sync frequency. The maxi-
mum clock frequency is 8.192 MHz and the minimum clock frequency is 128 kHz for dual
PCM highway versions and 256 kHz for single PCM highway versions. The minimum clock
rate must be doubled if Linear state or PCM signaling is used. PCLK frequencies between
1.03 MHz and 1.53 MHz are not allowed. Optionally, the digital signal processor clock can
be derived from PCLK rather than MCLK.
RST
Input
Reset. A logic Low signal at this pin resets the QSLAC device to its default state. The RST
pin may be tied to VCCD if it is not needed in the system.
TSCA,
TSCB
Outputs
Time Slot Control. The Time Slot Control outputs are open drain outputs (requiring pull-up
resistors to VCCD) and are normally inactive (High impedance).
TSCA
or
TSCB
is active
(Low) when PCM data is transmitted on the DXA or DXB pin respectively.
VIN
1
–
VIN
4
Inputs
Analog. The analog voice band signal is applied to the VIN input of the QSLAC device. The
VIN input is biased at VREF by a large internal resistor. The audio signal is sampled, digitally
processed and encoded, and then made available at the TTL-compatible PCM output (DXA
or DXB). If the digitizer saturates in the positive or negative direction, VIN is pulled by a re-
duced resistance toward AGND or VCCD, respectively. VIN
1
is the input for channel 1, VIN
2
is the input for channel 2, VIN
3
is the input for channel 3, and VIN
4
is the input for channel 4.
Pin Names
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79Q021 | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q021JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q021VC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q02JC | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q031 | Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79Q021 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad Subscriber Line Audio-Processing Circuit (QSLAC) Devices |
| AM79Q021JC | 制造商:Advanced Micro Devices 功能描述: 制造商:Advanced Micro Devices 功能描述:PCM CODEC, Quad, 44 Pin, Plastic, PLCC 制造商:Analog Devices 功能描述:PCM CODEC, Quad, 44 Pin, Plastic, PLCC |
| AM79Q021JC/T | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q021VC | 制造商:Advanced Micro Devices 功能描述: |
| AM79Q02JC | 制造商:Advanced Micro Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。