- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C930VCW (ADVANCED MICRO DEVICES INC) PCnet-Mobile Single-Chip Wireless LAN Media Access Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C930VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| 中文描述： | 2 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQFP144 |
| 封裝： | TQFP-144 |
| 文件頁(yè)數(shù)： | 121/161頁(yè) |
| 文件大?。?/td> | 691K |
| 代理商： | AM79C930VCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)當(dāng)前第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)
P R E L I M I N A R Y
AMD
121
Am79C930
be high assert, such that when the TGAP2 counter expires, the
TXMOD
pin will be driven to a HIGH logic level.
TCR28: Clear Channel Assessment Configuration
This register is the Clear Channel Assessment
Configuration register. The bits in this register are used
to determine which features will be used to determine
clear channel assessment.
CONFIGURATION REGISTER INDEX:
1Ch
Bit
Name
Reset Value
Description
7
RXCFN
0
RXC Function. When RXCFN is set to a 1, then the RXC pin will be
driven with the internal RXC clock value, regardless of its source.
That is, the RXC source may be either the result of the DPLL locking
operation, or it may directly reflect the value of the RXCIN pin, de-
pending upon the selection of the ECLK bit of TCR2.
Complete control of the function of the RXC/IRQ10 pin is described
in the Multi-Function Pin section.
Enable External Start Delimiter Found. When ENXSDF is set to a 1,
then the internal SDF result is not used. Instead, the value of the
USER6/IRQ5 pin is used as the source for SDF indication. When
ENXSDF is set to 1, then changes to the value of the USER6/IRQ5
pin are used to determine the status of the SDF interrupt of TIR5 (bit
2). When ENXSDF is set to 0, then the source for SDF indication is
the internal SDF determination logic. The current drive and function
settings for the USER6/IRQ5 pin have no effect on the use of the
value of this pin for the SDF function.
Enable External CHBSY. When ENXCHBSY is set to a 1, then the
internal CCA result is not used. Instead, the value of the
USER5/IRQ4 pin is used as the source for CCA information. When
ENXCHBSY is set to 1, the value of the USER5/IRQ4 pin is used to
set the value of the CHBSY bit of TIR26 (bit 7), and changes to
the value of the USER5/IRQ4 pin are used to determine the status
of the CHBSYC interrupt of TIR4 (bit 7) and the BCF interrupt bit
of TIR5.
When ENXCHBSY is set to a 1, then antenna diversity switching is
disabled and the receive function of the Am79C930 device must be
enabled by a positive indication of SDF on the USER6/IRQ5
input pin.
When ENXCHBSY is set to 0, then the source for CCA indication is
the internal CCA determination logic. The current drive and function
settings for the USER6/IRQ5 pin have no effect on the use of the
value of this pin for the SDF function.
Receive Use Preamble Detect. When RUPD is set to a 1, then the
stop diversity decision is used to enable the receive state machine.
That is, when the decision is made to stop switching antenna selec-
tions, then the receive state machine will enable the receive data
path to the RX FIFO. When RUPD is reset to a 0, then the receive
data path to the RX FIFO is enabled when SFD is detected.
Stop Antenna Diversity Enable. Setting this bit to a 1 allows
the clear channel assessment logic to stop the antenna
diversity operation.
Use Baud Detect of Stop Diversity in Antenna Diversity decision.
When this bit is set to a 1, the Baud Detect Count for Stop Diversity
becomes one input to the stop diversity decision logic. When this bit
6
ENXSDF
0
5
ENXCHBSY
0
4
RUPD
0
3
STPEN
0
2
UBDSD
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
| AM79C940JCW | Media Access Controller for Ethernet (MACE) |
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
| AM79C940_00 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940-16/25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| AM79C940-16JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940-25JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。