- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366549 > AM79C873 (Advanced Micro Devices, Inc.) NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C873 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| 中文描述： | NetPHY⑩-1 10/100 Mbps以太網(wǎng)物理層的單芯片收發(fā)器與100BASE - FX的支持 |
| 文件頁數(shù)： | 13/44頁 |
| 文件大小： | 543K |
| 代理商： | AM79C873 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Am79C873
13
P R E L I M I N A R Y
I
RX_DV (receive data valid) input from the PHY to in-
dicate the PHY is presenting recovered and de-
coded nibbles to the MAC reconciliation sublayer. To
interpret a receive frame correctly by the reconcilia-
tion sublayer, RX_DV must encompass the frame
starting no later than the Start-of-Frame delimiter
and excluding any End-Stream delimiter.
I
RX_ER (receive error) transitions synchronously
with respect to RX_CLK. RX_ER will be asserted
for 1 or more clock periods to indicate to
the reconciliation sublayer that an error was
detected somewhere in the frame being transmit-
ted from the PHY to the reconciliation sublayer.
I
CRS (carrier sense) is asserted by the PHY when
either the transmit or receive medium is non-idle and
deasserted by the PHY when the transmit and receive
medium are idle. Figure 2 depicts the behavior of CRS
during 10BASE-T and 100BASE-TX transmission.
Figure 2.
Carrier Sense during 10BASE-T and 100BASE-TX Transmission
100BASE Operation
The 100BASE transmitter receives 4-bit nibble data
clocked in at 25 MHz at the MII and outputs a scram-
bled 5-bit encoded MLT-3 signal to the media at 100
Mbps. The on-chip clock circuit converts the 25 MHz
clock into a 125 MHz clock for internal use.
The IEEE 802.3u specification defines the Media Inde-
pendent Interface. The interface specification defines a
dedicated receive data bus and a dedicated transmit
data bus.
These two busses include various controls and signal
indications that facilitate data transfers between the
NetPHY-1 device and the Reconciliation layer.
100BASE Transmit
The 100BASE transmitter consists of the functional
blocks shown in Figure 3. The 100BASE transmit sec-
tion converts 4-bit synchronous data provided by the
MII to a scrambled MLT-3 125 million symbols per sec-
ond serial data stream.
TXD
Preamble
SFD
Data
EFD
Preamble
SFD
Data
ESD
T/R
SSD
J/K
10Base-T
100Base-TX
TXD
CRS
CRS
IDLE
IDLE
22164A-4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C873KCW | NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C874VI | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| Am79C874 | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| AM79C874VC | NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| AM79C875 | NetPHY⑩ 4LP Low Power Quad 10/100-TX/FX Ethernet Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C873KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY⑩ -1 10/100 Mbps Ethernet Physical Layer Single-Chip Transceiver with 100BASE-FX Support |
| AM79C874 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:NetPHY-1LP Low Power 10/100-TX/FX Ethernet Transceiver |
| AM79C874KC/W | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
| AM79C874VC | 制造商:Advanced Micro Devices 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP 制造商:AMD (Advanced Micro Devices) 功能描述:PHY 1-CH 10Mbps/100Mbps 80-Pin TQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。