參數(shù)資料
型號(hào): Am7969-125LKC
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 84/127頁(yè)
文件大小: 730K
代理商: AM7969-125LKC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
80
TAXIchip Integrated Circuits Technical Manual
Figure 7-5
CNB and IGM Propagating Down Casc aded Rec eivers
Time
Sync
Data 1
Data 2
Data 3
Sync
Serial
Data
CNB1 =
V
CC
IGM1
CNB2
IGM2
CNB3
IGM3 =
N/C
t
46
a
b
c
d
Note:
Half of the byte is sufficient for the Receiver to decide whether the byte is a Sync or Data.
12330E-27
When CNB on the first Receiver is raised (Figure 7-3 it is tied to Vcc), its IGM does not
follow until the first half of a non-Sync byte is detected in its SERIN. Note that if a Sync
is detected, IGM does not go HIGH, since it is a Sync that makes IGM fall.
The IGM on RX1 rises when it sees a non-Sync byte, then since it is tied to the CNB of
RX2. RX2 will now be ready to accept the next byte of data.
RX2 will now wait for the next non-Sync byte to come down the SERIN lines. During this
time all the other downstream receivers will ignore the data on the SERIN lines because
their CNBs are still LOW. In the same way the upstream (Primary) Receiver will ignore
the SERIN lines because it has already caught one byte and thus it will continue to
ignore the data until it sees another Sync.
The IGM on RX2 rises when it sees the second non-Sync byte.
In this fashion, each Receiver will sequentially get ready to receive data as the CNBs
propagate down the IGMs.
When the first Receiver sees a Sync, it will lower its IGM which is connected to RX2’s
CNB which will lower its IGM and RX3’s CNB and so on. In this way the LOW IGM will
also propagate down all the Cascaded Downstream Receivers. CNB falling to IGM
falling is t
46
ns.
In normal Cascade mode, the CNB on RXl is tied HIGH and thus, a Sync has to be sent
after all the receivers are full to ensure that RX1 is reset to accept the next byte of data.
相關(guān)PDF資料
PDF描述
Am7968-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-125VB3A TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125VB3A TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175JC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7969-125LMC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125PC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver
AM7969-125PCB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver
AM7969-125VB3A 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125VBXA 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)