參數(shù)資料
型號(hào): Am7969-125LKC
廠商: Advanced Micro Devices, Inc.
英文描述: TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
中文描述: TAXIchip集成電路(透明異步Xmitter,接收器接口)
文件頁(yè)數(shù): 23/127頁(yè)
文件大?。?/td> 730K
代理商: AM7969-125LKC
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)當(dāng)前第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)
AMD
19
Am7968/Am7969
Notes:
1. DMS = GND = 8 Bit Mode
2. DMS = V
CC
= 9 Bit Mode
3. Two 8-bit local mode systems in parallel will result in an effective data rate of 200 Mbps.
4. Use inverter for operation above 140 MHz only.
*Alternatively, the X1 inputs may be driven by external TTL frequency sources.
TLS = GND = Local Mode
TLS = GND = Local Mode
Pin 11 = Don’t Connect = Local Mode
Pin 11 = Don’t Connect = Local Mode
Figure 3. TAXIchip System in Local Mode
((Note 1)
DMS
SEROUT+
SEROUT–
STRB
ACK
CLK
TAXI TX #1
TLS
X1
X2
Message Transfer Control Logic
Data
Source
Command
Source
8
3.3 MHz to
17.5 MHz
8
3.3 MHz to
17.5 MHz
X1
X2
DMS
CLOCK
SERIN+ SERIN–
CNB
DSTRB
IGM
VLTN
CSTRB
TAXI RX #1
4
DO0– DO7
CO0 – CO3
Data
Destination
Command
Destination
Data Path Control Logic
Message Transfer Control Logic
Command
Source
Data
Source
9
3
SEROUT+
SEROUT–
STRB
ACK
CLK
TLS
DMS
X1
X2
TAXI TX #2
To Other Stages
SERIN+ SERIN–
X1
X2
DMS
CLOCK
3.3 MHz to
17.5 MHz
IGM
VLTN
CNB
DSTRB
DO0 – DO8
CO0– CO2
CSTRB
9
3
Data
Destination
Command
Destination
Data Path Control Logic
TAXI RX #2
4
*
(Note 4)
(Note 2)
(Note 4)
*
*
07370F-12
DI0 – DI7
CI0 – CI3
DI0 – DI8
CI0 – CI2
相關(guān)PDF資料
PDF描述
Am7968-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
Am7969-175LKC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-125VB3A TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125VB3A TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7968-175JC TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM7969-125LMC 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125PC 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver
AM7969-125PCB 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Receiver
AM7969-125VB3A 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)
AM7969-125VBXA 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:TAXIchip Integrated Circuits(Transparent Asynchronous Xmitter-Receiver Interface)