- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375310 > Am75PDL193CHHa (Spansion Inc.) 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | Am75PDL193CHHa |
| 廠商： | Spansion Inc. |
| 英文描述： | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| 中文描述： | 128兆位（8米× 16位），3.0伏的CMOS只，同步讀/寫閃存 |
| 文件頁(yè)數(shù)： | 11/129頁(yè) |
| 文件大?。?/td> | 852K |
| 代理商： | AM75PDL193CHHA |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)
January 14, 2004
Am75PDL191CHHa/Am75PDL193CHHa
9
A D V A N C E I N F O R M A T I O N
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . .63
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . .64
Figure 10. Test Setup..................................................................... 64
Figure 11. Input Waveforms and Measurement Levels .................. 64
pSRAM AC Characteristics . . . . . . . . . . . . . . . . . 65
CE#1ps Timing .......................................................................65
Figure 12. Timing Diagram for Alternating
Between Pseudo SRAM and Flash................................................. 65
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . .66
Read-Only Operations – Am29PDL127H ...............................66
Read-Only Operations – Am29PDL129H ...............................66
Figure 13. Read Operation Timings................................................ 67
Figure 14. Page Read Operation Timings....................................... 67
Hardware Reset (RESET#) ....................................................68
Figure 15. Reset Timings................................................................ 68
Erase and Program Operations ..............................................69
Figure 16. Program Operation Timings........................................... 70
Figure 17. Accelerated Program Timing Diagram........................... 70
Figure 18. Chip/Sector Erase Operation Timings ........................... 71
Figure 19. Back-to-back Read/Write Cycle Timings ....................... 72
Figure 20. Data# Polling Timings (During Embedded Algorithms).. 72
Figure 21. Toggle Bit Timings (During Embedded Algorithms)....... 73
Figure 22. DQ2 vs. DQ6.................................................................. 73
Temporary Sector Unprotect ..................................................74
Figure 23. Temporary Sector Unprotect Timing Diagram............... 74
Figure 24. Sector/Sector Block Protect and
Unprotect Timing Diagram.............................................................. 75
Alternate CE# Controlled Erase and Program Operations .....76
Figure 25. Flash Alternate CE# Controlled Write (Erase/Program)
Operation Timings........................................................................... 77
Erase And Programming Performance . . . . . . . .78
Latchup Characteristics . . . . . . . . . . . . . . . . . . . 78
Package Pin Capacitance . . . . . . . . . . . . . . . . . . 78
Flash Data Retention . . . . . . . . . . . . . . . . . . . . . . 78
Device Bus Operations . . . . . . . . . . . . . . . . . . . . .79
Table 1. Am29DL640H Device Bus Operations ..............................79
Word/Byte Configuration ........................................................ 79
Requirements for Reading Array Data ...................................79
Writing Commands/Command Sequences ............................80
Accelerated Program Operation ..........................................80
Autoselect Functions ...........................................................80
Simultaneous Read/Write Operations with Zero Latency .......80
Standby Mode ........................................................................ 80
Automatic Sleep Mode ...........................................................80
RESET#: Hardware Reset Pin ...............................................81
Output Disable Mode ..............................................................81
Table 2. Am29DL640H Sector Architecture ....................................81
Table 3. Bank Address ....................................................................84
SecSi
TM
Sector Addresses.............................................................. 84
Autoselect Mode ..................................................................... 84
Sector/Sector Block Protection and Unprotection .................. 85
Table 5. Am29DL640H Boot Sector/Sector Block Addresses for Pro-
tection/Unprotection ........................................................................85
Write Protect (WP#) ................................................................85
Table 6. WP#/ACC Modes ..............................................................86
Temporary Sector Unprotect ..................................................86
Figure 1. Temporary Sector Unprotect Operation........................... 86
Figure 2. In-System Sector Protect/Unprotect Algorithms .............. 87
SecSi (Secured Silicon) Sector
Flash Memory Region ............................................................88
Figure 3. SecSi Sector Protect Verify............................................. 89
Hardware Data Protection ......................................................89
Low VCC Write Inhibit .........................................................89
Write Pulse “Glitch” Protection ............................................89
Logical Inhibit .......................................................................89
Power-Up Write Inhibit .........................................................89
Common Flash Memory Interface (CFI) . . . . . . . 89
Table 7. CFI Query Identification String.......................................... 90
System Interface String................................................................... 90
Table 9. Device Geometry Definition .............................................. 91
Table 10. Primary Vendor-Specific Extended Query ...................... 92
Command Definitions . . . . . . . . . . . . . . . . . . . . . 93
Reading Array Data ................................................................93
Reset Command .....................................................................93
Autoselect Command Sequence ............................................93
Enter SecSi Sector/Exit SecSi Sector
Command Sequence ..............................................................93
Word Program Command Sequence ......................................94
Unlock Bypass Command Sequence ..................................94
Figure 4. Program Operation ......................................................... 95
Chip Erase Command Sequence ...........................................95
Sector Erase Command Sequence ........................................95
Figure 5. Erase Operation.............................................................. 96
Erase Suspend/Erase Resume Commands ...........................96
Table 11. Am29DL640H Command Definitions.............................. 97
Write Operation Status . . . . . . . . . . . . . . . . . . . . 98
DQ7: Data# Polling .................................................................98
Figure 6. Data# Polling Algorithm .................................................. 98
RY/BY#: Ready/Busy# ............................................................ 99
DQ6: Toggle Bit I ....................................................................99
Figure 7. Toggle Bit Algorithm........................................................ 99
DQ2: Toggle Bit II .................................................................100
Reading Toggle Bits DQ6/DQ2 .............................................100
DQ5: Exceeded Timing Limits ..............................................100
DQ3: Sector Erase Timer .....................................................100
Table 12. Write Operation Status ................................................. 101
Absolute Maximum Ratings . . . . . . . . . . . . . . . 102
Figure 8. Maximum Negative Overshoot Waveform.................... 102
Figure 9. Maximum Positive Overshoot Waveform...................... 102
DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 103
Figure 10. I
CC1
Current vs. Time (Showing Active and
Automatic Sleep Currents)........................................................... 104
Figure 11. Typical I
vs. Frequency.......................................... 104
pSRAM DC Characteristics . . . . . . . . . . . . . . . . 105
Recommended DC Operating Conditions (Note 1) ..............105
Capacitance (f= 1MHz, TA = 25×C) .....................................105
DC and Operating Characteristics ........................................105
Test Conditions . . . . . . . . . . . . . . . . . . . . . . . . . 106
Figure 12. Test Setup.................................................................. 106
Figure 13. Input Waveforms and Measurement Levels ............... 106
PSRAM AC Characteristics . . . . . . . . . . . . . . . . 107
CE#s Timing .........................................................................107
Figure 14. Timing Diagram for Alternating
Between Pseudo SRAM to Flash................................................. 107
Figure 15. Timing Waveform of Power-up ................................... 107
AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . 108
Read-Only Operations .........................................................108
Figure 16. Read Operation Timings............................................. 108
Hardware Reset (RESET#) ..................................................109
Figure 17. Reset Timings............................................................. 109
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM75PDL193CHHA70I | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| Am75PDL191CHH | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL191CHH_0402 | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM75PDL191CHH70I | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| Am75PDL193CHH | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM75PDL193CHHA70I | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| AM7630N | 制造商:ANALOGPOWER 制造商全稱:ANALOGPOWER 功能描述:N-Channel 30-V (D-S) MOSFET |
| AM7640N | 制造商:ANALOGPOWER 制造商全稱:ANALOGPOWER 功能描述:Dual N-Channel 40-V (D-S) MOSFET |
| AM7901ADC | 制造商:Advanced Micro Devices 功能描述:PCM CODEC, Single, 28 Pin, Ceramic, DIP |
| AM7901AJC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:u-Law/Linear CODEC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。