參數(shù)資料
型號(hào)： AKD5384
廠商： Asahi Kasei Microsystems Co.,Ltd
英文描述： 107 DB 24 BIT 96KHZ 4 CHANNEL ADC
中文描述： 107數(shù)據(jù)庫(kù)24位96kHz 4通道ADC
文件頁(yè)數(shù)： 15/21頁(yè)
文件大?。?/td> 238K
代理商： AKD5384
ASAHI KASEI
[AK5384]
MS0225-E-00
2003/05
- 15 -
n
Digital High Pass Filter
The ADC has a digital high pass filter for DC offset cancellation. The cut-off frequency of the HPF is 1.0Hz(@fs=48kHz)
and scales with sampling rate (fs).
n
Overflow Detection
The AK5384 has overflow detect function for analog input. OVF pin goes to “H” if one of 4-channels overflows (more
than
0.3dBFS). OVF output for overflowed analog input has the same group delay as ADC
(GD=27.6/fs=575μs@fs=48kHz). OVF is “L” for 516/fs (=10.75ms@fs=48kHz) after PDN pin = “
↑
”, and then overflow
detection is enabled.
n
Power down
The AK5384 is placed in the power-down mode by bringing PDN pin “L” and the digital filter is also reset at the same
time. This reset should always be done after power-up. In the power-down mode, the VCOM are AVSS level. An analog
initialization cycle starts after exiting the power-down mode. Therefore, the output data SDTO1/2 becomes available after
516 cycles of LRCK clock. During initialization, the ADC digital data outputs of both channels are forced to a 2’s
complement “0”. The ADC outputs settle in the data corresponding to the input signals after the end of initialization
(Settling approximately takes the group delay time).
Normal Operation
Internal
State
PDN
Power-down
Initialize
Normal Operation
516/fs(10.75ms@fs=48kHz)
Idle Noise
GD
GD
“0”data
A/D In
(Analog)
A/D Out
(Digital)
Clock In
MCLK,LRCK,BICK
(1)
(2)
(3)
“0”data
Idle Noise
Notes:
(1) Digital output corresponding to analog input has the group delay (GD).
(2) ADC output is “0” data at the power-down state.
(3) When the external clocks (MCLK, BICK, LRCK) are stopped, the AK5384 should be in the power-down state.
Figure 7. Power-down/up sequence example
n
System Reset
The AK5384 should be reset once by bringing PDN pin “L” after power-up. The internal timing starts clocking by the
rising edge (falling edge at I
2
S mode) of LRCK upon exiting from reset.
相關(guān)PDF資料
PDF描述
AK5384 107 DB 24 BIT 96KHZ 4 CHANNEL ADC
AK5384VF 107 DB 24 BIT 96KHZ 4 CHANNEL ADC
AKD5392 EVALUATION BOARD REV.B FOR AK5392
AKD5393(AKD5393) Evaluation board Rev.A for AK5393
AKD5393.(AKD5393) Evaluation board Rev.A for AK5393
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AKD5384_05 制造商:AKM 制造商全稱:AKM 功能描述:24bit 96kHz 4ch A/D converter
AKD5385A 制造商:AKM 制造商全稱:AKM 功能描述:Evaluation board Rev.A for AK5385A
AKD5385B 制造商:AKM 制造商全稱:AKM 功能描述:AK5385B Evaluation Board Rev.0
AKD5385B-A 制造商:AKM 制造商全稱:AKM 功能描述:AK5385B Evaluation Board Rev.0
AKD5386 制造商:AKM 制造商全稱:AKM 功能描述:24bit 192kHz A/D converter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*