- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385097 > AKD4124 (Asahi Kasei Microsystems Co.,Ltd) 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC PDF資料下載
參數(shù)資料
| 型號： | AKD4124 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
| 中文描述： | 192kHz的/ 24位高性能異步鋼骨混凝土 |
| 文件頁數(shù)： | 11/24頁 |
| 文件大?。?/td> | 220K |
| 代理商： | AKD4124 |
ASAHI KASEI
[AK4124]
MS0288-E-01
2004/08
- 11 -
OPERATION OVERVIEW
System Clock & Audio Interface Format for Input PORT
The input port works in master mode or slave mode. An internal system clock is created by the internal PLL using ILRCK
(Mode 0
～
2 of Table 2) or IBICK (Mode 4
～
7 of Table 2) in slave mode. The MCLK is not needed in slave mode. And
an internal system clock is created by IMCLK (Mode 8
～
15 of Table 2) in master mode. The PLL2-0 pins and IDIF2-0
pins select the master/slave and PLL mode. The PLL2-0 pins and IDIF2-0 pins should be controlled when PDN pin = “L”.
The IDIF2-0 pins select the audio interface format for the input port. The audio data is MSB first, 2’s compliment format.
The SDTI is latched on the rising edge of IBICK. Select the audio interface format when PDN pin = “L”. When in
BYPASS mode, both IBICK and OBICK are fixed to 64fs.
Mode IDIF2 IDIF1 IDIF0
SDTI Format
0
L
L
L
16bit, LSB justified
1
L
L
H
20bit, LSB justified
2
L
H
L
24/20bit, MSB justified
3
L
H
H
24/16bit, I
2
S Compatible
4
H
L
L
24bit, LSB justified
5
H
L
H
24bit, MSB justified
6
H
H
L
24bit, I
2
S Compatible
7
H
H
H
Table 1. Input Audio Interface Format (Input PORT)
ILRCK
IBICK
IBICK Freq
≥
32fsi
≥
40fsi
≥
48fsi
≥
48fsi or 32fsi
≥
48fsi
64fs
64fs
Master / Slave
Input
Input
Slave
Output
Output
Master
Reserved
Mode
Master / Slave
PLL2
PLL1
PLL0
ILRCK Freq
IBICK Freq
IMCLK
SMUTE
(Note 5)
0
1
L
L
L
L
L
H
8k
～
96kHz
8k
～
216kHz
16k
～
216kHz
(Note 1)
Manual
2
3
4
5
6
7
8
9
10
11
12
13
14
15
L
L
H
H
H
H
L
L
L
L
H
H
H
H
H
H
L
L
H
H
L
L
H
H
L
L
H
H
Table 2. PLL Setting (Input PORT)
L
H
L
H
L
H
L
H
L
H
L
H
L
H
Depending on
IDIF2-0
Not
needed.
(Note 4)
Semi-Auto
Reserved
32fsi (Note 3)
64fsi
128fsi
64fsi
Manual
Slave
IMCLK = DVSS
IBICK = Input
ILRCK = Input
8k
～
216kHz
(Note 2)
Not
needed.
(Note 4)
Semi-Auto
8k
～
216kHz
8k
～
108kHz
8k
～
54kHz
8k
～
216kHz
8k
～
216kHz
8k
～
108kHz
8k
～
54kHz
8k
～
216kHz
128fs
256fs
512fs
128fs
192fs
384fs
768fs
192fs
Manual
Semi-Auto
Manual
Master
IMCLK = Input
IBICK = Output
ILRCK = Output
64fs
Semi-Auto
Note 1. PLL lock rage is changed by the value of R and C connected FILT pin. Refer to “PLL Loop Filter”.
Note 2. The IBCIK must be continuous except when the clocks are changed.
Note 3. IBCIK = 32fsi is supported only 16bit LSB justified and I
2
S Compatible.
Note 4. Fixed to DVSS.
Note 5. Refer to “Soft Mute Operation” for Manual mode and Semi-Auto mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4124 | AB 5C 5#16 PIN RECP |
| AK4124VF | 192KHZ/ 24BIT HIGH PERFORMANCE ASYNCHRONOUS SRC |
| AKD4309B | JT 7C 7#20 SKT GRND PLUG |
| AKD4317 | Circular Connector; No. of Contacts:13; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:10; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:10-35 RoHS Compliant: No |
| AKD4351 | KT 5C 5#20 PIN GRND PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AKD4125 | 制造商:AKM 制造商全稱:AKM 功能描述:AK4125 Evaluation Board Rev.0 |
| AKD4125-A | 制造商:AKM 制造商全稱:AKM 功能描述:digital sample rate converter. |
| AKD4126 | 制造商:AKM 制造商全稱:AKM 功能描述:6ch 192kHz / 24-Bit Asynchronous SRC |
| AKD4126-A | 制造商:AKM 制造商全稱:AKM 功能描述:digital sample rate converter. |
| AKD4127 | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz / 24Bit High Performance Asynchronous SRC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。