- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385096 > AK7714VT (Asahi Kasei Microsystems Co.,Ltd) Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No PDF資料下載
參數(shù)資料
| 型號： | AK7714VT |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | 圓形連接器 |
| 英文描述： | Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No |
| 中文描述： | 20位音頻編解碼器與DSP和內(nèi)存延遲 |
| 文件頁數(shù)： | 34/48頁 |
| 文件大?。?/td> | 516K |
| 代理商： | AK7714VT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
[ASAHI KASEI]
[AK7714]
M0018-E-00
‘98/07
- 34 -
e) External conditional jump code write (during reset phase)
Data comprising a set of two bytes is used to perform the external conditional jump code write operation. The data can
be input during both the reset and operation phases, and the input data is set to the specified register at the leading
edge of LRCLK. When all data has been transferred, the RDY terminal goes to "L". Upon completion of writing, it goes
to "H". A jump command will be executed if there is any one agreement between "1" of each bit of the external condition
code 8 bits (soft set) plus 1 bit (hard set) at the external input terminal JX and "1" of each bit of the IFCON field. The
data during the reset phase can be written only before release of the reset, after all data has been transferred. WRQ
transition from "L" to "H" in the write operation during the reset phase must be executed after three LRCLK in the slave
mode and one LRCLK in master mode, respectively, from the falling edge of LRCLK after release of the reset. Then
RDY goes to "H" after capturing the rise of the next LRCLK. Write operation from the microcomputer is disabled until
RDY goes to "H". The IFCON field provides external conditions written on the program.
Note: The LRCLK phase is inverted in the I2S-compatible state.
7 0JX
External condition code
↑
Check if there is any one agreement between the bit specified
in IFCON and "1" in the external condition code.
16
↓
8
IFCON field
Data transfer procedure
1
{
Command code
(11000100)
2
{
Code data
(D7......D0)
Timing for external conditional jump write operation (during reset phase)
相關PDF資料 |
PDF描述 |
|---|---|
| AK7730A | JT 23C 21#20 2#16 SKT GRND |
| AK8414 | AK8414 |
| AK8430 | JT 11C 11#16 SKT PLUG |
| AK8811 | NTSC/PAL Digital Video Encoder |
| AK8812 | NTSC/PAL Digital Video Encoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK7716VT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Consumer IC |
| AK7719 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power DSP for Voice and Audio Processing |
| AK7719B | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power DSP for Voice and Audio Processing |
| AK7719BECB | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power DSP for Voice and Audio Processing |
| AK7719ECB | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power DSP for Voice and Audio Processing |
發(fā)布緊急采購，3分鐘左右您將得到回復。