- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385095 > AK5700 (Asahi Kasei Microsystems Co.,Ltd) 16-Bit ツヒ Mono ADC with PLL & MIC-AMP PDF資料下載
參數(shù)資料
| 型號： | AK5700 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 16-Bit ツヒ Mono ADC with PLL & MIC-AMP |
| 中文描述： | 16位ツヒ單聲道ADC，帶鎖相環(huán) |
| 文件頁數(shù)： | 34/61頁 |
| 文件大小： | 519K |
| 代理商： | AK5700 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁當(dāng)前第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁
ASAHI KASEI
[AK5700]
MS0569-E-01
2006/12
- 34 -
ALC Operation
The ALC (Automatic Level Control) is done by ALC block when ALC bit is “1”.
1. ALC Limiter Operation
During the ALC limiter operation, when the output exceeds the ALC limiter detection level (Table 22), the IVL value is
attenuated automatically by the amount defined by the ALC limiter ATT step (Table 23).
When ZELMN bit = “0” (zero cross detection is enabled), the IVL value is changed by ALC limiter operation at the
individual zero crossing point of zero crossing timeout. ZTM1-0 bits set the zero crossing timeout period of both ALC
limiter and recovery operation (Table 24).
When ZELMN bit = “1” (zero cross detection is disabled), IVL value is immediately (period: 1/fs) changed by ALC
limiter operation. Attenuation step is fixed to 1 step regardless as the setting of LMAT1-0 bits.
The attenuation operation is done continuously until the input signal level becomes ALC limiter detection level (Table 22)
or less. After completing the attenuation operation, unless ALC bit is changed to “0”, the operation repeats when the input
signal level exceeds LMTH1-0 bits.
LMTH1
LMTH0 ALC Limier Detection Level
ALC Recovery Waiting Counter Reset Level
0
0
ALC Output
≥
2.5dBFS
0
1
ALC Output
≥
4.1dBFS
1
0
ALC Output
≥
6.0dBFS
1
1
ALC Output
≥
8.5dBFS
Table 22. ALC Limiter Detection Level / Recovery Counter Reset Level
ZELMN
LMAT1
LMAT0
0
0
0
1
1
0
1
1
1
x
x
Table 23. ALC Limiter ATT Step
Zero Crossing Timeout Period
ZTM1
ZTM0
8kHz
0
0
128/fs
16ms
0
1
256/fs
32ms
1
0
512/fs
64ms
1
1
1024/fs
128ms
Table 24. ALC Zero Crossing Timeout Period
Default
2.5dBFS > ALC Output
≥
4.1dBFS
4.1dBFS > ALC Output
≥
6.0dBFS
6.0dBFS > ALC Output
≥
8.5dBFS
8.5dBFS > ALC Output
≥
12dBFS
ALC Limiter ATT Step
1 step
2 step
4 step
8 step
1step
Default
0.375dB
0.750dB
1.500dB
3.000dB
0.375dB
0
Default
16kHz
8ms
16ms
32ms
64ms
44.1kHz
2.9ms
5.8ms
11.6ms
23.2ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK5700VN | 16-Bit ツヒ Mono ADC with PLL & MIC-AMP |
| AK5701KN | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701_07 | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701VN | 16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701 | digital audio 16bit A/D converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK5700VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ツヒ Mono ADC with PLL & MIC-AMP |
| AK5701 | 制造商:AKM 制造商全稱:AKM 功能描述:digital audio 16bit A/D converter |
| AK5701_07 | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701KN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ツヒ Stereo ADC with PLL & MIC-AMP |
| AK5701KNP-L | 制造商:AKM Semiconductor Inc 功能描述:AK5701KNP-L |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。