參數(shù)資料
型號(hào): AK5366VR
廠(chǎng)商: Asahi Kasei Microsystems Co.,Ltd
英文描述: 24-Bit 48kHz ツヒ ADC with Selector/PGA/ALC
中文描述: 24位48kHz的ツヒADC,具有選擇/美國(guó)PGA / ALC的
文件頁(yè)數(shù): 37/42頁(yè)
文件大?。?/td> 325K
代理商: AK5366VR
ASAHI KASEI
[AK5366VR
]
MS0526-E-00
2006/07
- 37 -
Addr
06H
Register Name
ALC Mode Control 1
R/W
Default
D7
0
RD
0
D6
0
RD
0
D5
D4
ALC
R/W
0
D3
FR
R/W
1
D2
D1
RATT
R/W
0
D0
ZELMN
R/W
1
LMTH
R/W
0
LMAT
R/W
0
LMAT: ALC Limiter ATT step (see Table 18)
During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level set by LMTH
bit, the number of steps attenuated from the current IPGA value is set. For example, when the current IPGA value
is 94H and the LMAT bit = “1”, the IPGA transition to 92H when the ALC limiter operation starts, resulting in
the input signal level being attenuated by 1dB (=0.5dB x 2).
LMAT
ATT Step
0
1
1
2
Table 18. ALC limiter ATT step
RATT: ALC Recovery gain step (see Table 19)
During the ALC recovery operation, the number of steps changed from the current IPGA value is set. For
example, when the current IPGA value is 82H and RATT bit = “1” is set, the IPGA changes to 84H by the ALC
recovery operation and the output signal level is gained up by 1dB (=0.5dB x 2). When the IPGA value exceeds
the reference level (REF7-0 bits), the IPGA value does not increase.
RATT
Gain Step
0
1
1
2
Table 19. ALC recovery gain step
LMTH: ALC Limiter detection level / Recovery waiting counter reset level (see Table 20)
The ALC limiter detection level and the ALC recovery counter reset level may be offset by about
±
2dB.
LMTH
ALC Limiter Detection Level
ALC Recovery Waiting Counter Reset Level
0
ALC Output
0.5dBFS
0.5dBFS
>
ALC Output
2.5dBFS
1
ALC Output
2.0dBFS
2.0dBFS
>
ALC Output
4.0dBFS
Table 20. ALC Limiter detection level / Recovery waiting counter reset level
FR: ALC fast recovery
0 : Disable
1 : Enable (Default)
When the impulse noise is input, the ALC recovery operation becomes faster than a normal recovery operation.
ALC: ALC enable flag
0 : ALC Disable (Default)
1 : ALC Enable
ZELMN: Zero crossing enable flag at ALC limiter operation
0 : Enable
1 : Disable (Default)
When the ZELMN bit = “0”, the IPGA of each L/R channel perform a zero crossing or timeout independently.
The zero crossing timeout is the same as the ALC recovery operation. When the ZELMN bit = “1”, the IPGA
value is changed immediately. The ALC Limiter period can be set up by a ZTM 1-0 bits when ZELMN bit = “0”,
it can be set up by a LTM1-0 bits when ZELMN bit = “1”
Default
Default
Default
相關(guān)PDF資料
PDF描述
AK5366 Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No
AK5366VQ Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No
AK5370 Circular Connector; No. of Contacts:6; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-6 RoHS Compliant: No
AK5370VF JT 6C 6#12 SKT GRND PLUG
AK5371A 2ch A/D Converter with USB I/F
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK5366VRP-E2 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:24BIT 96K 5-INPUT MUX ALC 103D
AK5366VRP-L 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:AK5366 COST DOWN
AK5367 制造商:AKM 制造商全稱(chēng):AKM 功能描述:96kHz 24-Bit ツヒ ADC with 0V Bias Selector
AK5367A 制造商:AKM 制造商全稱(chēng):AKM 功能描述:96kHz 24-Bit ΔΣ ADC with 0V Bias Selector
AK5367AEF 制造商:AKM 制造商全稱(chēng):AKM 功能描述:96kHz 24-Bit ΔΣ ADC with 0V Bias Selector