- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4706 (Asahi Kasei Microsystems Co.,Ltd) 2ch 24bit DAC with AV Switch & HD/SD Video Filter PDF資料下載
參數(shù)資料
| 型號： | AK4706 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 2ch 24bit DAC with AV Switch & HD/SD Video Filter |
| 中文描述： | 2通道24位DAC，帶有AV系列開關(guān) |
| 文件頁數(shù)： | 24/53頁 |
| 文件大?。?/td> | 597K |
| 代理商： | AK4706 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁
ASAHI KASEI
[AK4706]
MS0507-E-00
2006/05
- 24 -
2. Audio Block
System Clock
The external clocks required to operate the DAC section of AK4706 are MCLK, LRCK and BICK. The master clock
(MCLK) corresponds to 256fs or 384fs. MCLK frequency is automatically detected, and the internal master clock
becomes 256fs. The MCLK should be synchronized with LRCK but the phase is not critical. Table 4 illustrates
corresponding clock frequencies. All external clocks (MCLK, BICK and LRCK) should always be present whenever the
DAC section of AK4706 is in the normal operating mode (STBY bit = “0” and DAPD bit = “0”). If these clocks are not
provided, the AK4706 may draw excess current because the device utilizes dynamically refreshed logic internally. The
DAC section of AK4706 should be reset by STBY bit = “0” after threse clocks are provided. If the external clocks are not
present, place the AK4706 in power-down mode (STBY bit = “1”). After exiting reset at power-up etc., the AK4706
remains in power-down mode until MCLK and LRCK are input.
LRCK
MCLK
fs
256fs
32.0kHz
8.1920MHz
44.1kHz
48.0kHz
12.2880MHz
Table 4. System clock example
Audio Serial Interface Format (00H: D5-D4)
Data is shifted in via the SDTI pin using BICK and LRCK inputs. The DIF0 and DIF1 bits can select four formats in serial
mode as shown in Table 5. In all modes, the serial data is MSB-first, 2’s compliment format and is latched on the rising
edge of BICK. Mode 2 can also be used for 16 MSB justified formats by zeroing the unused two LSBs.
Mode
DIF1
DIF0 SDTI Format
0
0
0
16bit LSB Justified
1
0
1
18bit LSB Justified
2
1
0
24bit MSB Justified
BICK
64fs
2.0480MHz
2.8224MHz
3.0720MHz
384fs
12.2880MHz
16.9344MHz
18.4320MHz
BICK
≥
32fs
≥
36fs
≥
48fs
≥
48fs or
32fs
Figure
Figure 4
Figure 4
Figure 5
3
1
1
24bit I
2
S Compatible
Figure 6
Default
Table 5. Audio Data Formats
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4706VQ | 2ch 24bit DAC with AV Switch & HD/SD Video Filter |
| AK4707 | AV SCART Switch |
| AK4707EQ | AV SCART Switch |
| AK4708 | AV SCART Switch with Two RGB Outputs |
| AK4708EQ | AV SCART Switch with Two RGB Outputs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4706_10 | 制造商:AKM 制造商全稱:AKM 功能描述:2ch 24bit DAC with AV Switch & HD/SD Video Filter |
| AK4706VQ | 制造商:AKM 制造商全稱:AKM 功能描述:2ch 24bit DAC with AV Switch & HD/SD Video Filter |
| AK4707 | 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch |
| AK4707EQ | 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch |
| AK4708 | 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART Switch with Two RGB Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。