- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4702EQ (Asahi Kasei Microsystems Co.,Ltd) 2ch DAC with AV SCART switch PDF資料下載
參數(shù)資料
| 型號： | AK4702EQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 2ch DAC with AV SCART switch |
| 中文描述： | 2聲道DAC，具有影音SCART開關(guān) |
| 文件頁數(shù)： | 22/39頁 |
| 文件大?。?/td> | 481K |
| 代理商： | AK4702EQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
ASAHI KASEI
[AK4702EQ]
MS0424-E-00
2005/09
- 22 -
Mode Control Interface
I
2
C-bus Control Mode
The AK4702 supports the standard-mode I
2
C-bus (max: 100kHz). Then AK4702 doesn’t support the fast-mode I
2
C-bus
system (max: 400kHz).
1. WRITE Operations
Figure 8 shows the data transfer sequence in I
2
C-bus mode. All commands are preceded by a START condition. A HIGH
to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 14). After the START
condition, a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W).
The most significant seven bits of the slave address are fixed as “0010001”. If the slave address match that of the
AK4702, the AK4702 generates the acknowledge and the operation is executed. The master must generate the
acknowledge-related clock pulse and release the SDA line (HIGH) during the acknowledge clock pulse (Figure 15). A
“1” for R/W bit indicates that the read operation is to be executed. A “0” indicates that the write operation is to be
executed. The second byte consists of the address for control registers of the AK4702. The format is MSB first, and those
most significant 3-bits are fixed to zeros (Figure 10). The data after the second byte contain control data. The format is
MSB first, 8bits (Figure 11). The AK4702 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 14).
The AK4702 can execute multiple one byte write operations in a sequence. After receipt of the third byte, the AK4702
generates an acknowledge, and awaits the next data again. The master can transmit more than one byte instead of
terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal address
counter is incremented by one, and the next data is taken into next address automatically. If the address exceeds 08H prior
to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW (Figure 16) except for the START and the STOP
condition.
S
T
A
R
T
Slave
Address
Address(n)
SDA
A
C
K
A
C
K
S
A
C
K
Sub
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W= “0”
A
C
K
Figure 8. Data transfer sequence at the I
2
C-bus mode
0
0
1
0
0
0
1
R/W
Figure 9. The first byte
0
0
0
A4
A3
A2
A1
A0
Figure 10. The second byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 11. Byte structure after the second byte
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4702 | 2CH DAC WITH AV SCART SWITCH |
| AK4703 | AV SCART switch |
| AK4703VQ | AV SCART switch |
| AK4704 | 2ch 24bit DAC with AV SCART switch |
| AK4705 | 2ch 24bit DAC with AV SCART Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4702VQ | 功能描述:IC AV SCART SWITCH 64LQFP 制造商:akm semiconductor inc. 系列:* 零件狀態(tài):上次購買時間 標(biāo)準(zhǔn)包裝:1,000 |
| AK4703 | 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART switch |
| AK4703VQ | 制造商:AKM 制造商全稱:AKM 功能描述:AV SCART switch |
| AK4704 | 制造商:AKM 制造商全稱:AKM 功能描述:2ch 24bit DAC with AV SCART switch |
| AK4705 | 制造商:AKM 制造商全稱:AKM 功能描述:2ch 24bit DAC with AV SCART Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。