- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385094 > AK4646EN (ASAHI KASEI POWER DEVICES CORP) Stereo CODEC with MIC/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4646EN |
| 廠商： | ASAHI KASEI POWER DEVICES CORP |
| 元件分類： | 消費家電 |
| 英文描述： | Stereo CODEC with MIC/SPK-AMP |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC32 |
| 封裝： | 5 X 5 MM, 0.50 MM PITCH, LEAD FREE, PLASTIC, QFN-32 |
| 文件頁數(shù)： | 25/79頁 |
| 文件大?。?/td> | 789K |
| 代理商： | AK4646EN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁
[AK4646]
MS0557-E-02
2007/05
- 25 -
■
EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”)
When PMPLL bit is “0”, the AK4646 becomes EXT mode. Master clock can directly be inputted from MCKI pin, without
the internal PLL circuit operation. This mode is compatible with I/F of the normal audio CODEC. The clocks required to
operate this mode are MCKI (256fs, 512fs or 1024fs), LRCK (fs) and BICK (
≥
32fs). The master clock (MCKI) should be
synchronized with LRCK. The phase between these clocks does not matter. The input frequency of MCKI is selected by
FS1-0 bits (Table 11).
Mode
FS3-2 bits
FS1 bit
FS0 bit
MCKI Input
Frequency
256fs
1024fs
512fs
256fs
N/A
Sampling Frequency
Range
7.35kHz
～
48kHz
7.35kHz
～
13kHz
7.35kHz
～
26kHz
7.35kHz
～
48kHz
N/A
0
1
2
3
Don’t care
Don’t care
Don’t care
Don’t care
0
0
1
1
0
1
0
1
(default)
Others
Others
Table 11. MCKI Frequency at EXT Slave Mode (PMPLL bit = “0”, M/S bit = “0”)
The S/N of the DAC at low sampling frequencies is worse than at high sampling frequencies due to out-of-band noise.
The out-of-band noise can be improved by using higher frequency of the master clock. The S/N of the DAC output
through LOUT/ROUT pins at fs=8kHz is shown in Table 12.
MCKI
S/N
(fs=8kHz, 20kHzLPF + A-weighted)
83dB
93dB
93dB
256fs
512fs
1024fs
Table 12. Relationship between MCKI and S/N of LOUT/ROUT pins
The external clocks (MCKI, BICK and LRCK) should always be present whenever the ADC or DAC is in operation
(PMADL bit = “1”, PMADR bit = “1” or PMDAC bit = “1”). If these clocks are not provided, the AK4646 may draw
excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. When the
external clocks are not present, the ADC and DAC should be in the power-down mode (PMADL=PMADR=PMDAC bits
= “0”).
AK4646
DSP or
μ
P
MCKI
BICK
LRCK
SDTO
SDTI
BCLK
LRCK
SDTI
SDTO
MCKO
1fs
≥
32fs
MCLK
256fs, 512fs or 1024fs
Figure 16. EXT Slave Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4647 | Stereo CODEC with MIC/HP-AMP |
| AK4647VN | Stereo CODEC with MIC/HP-AMP |
| AK4648 | Stereo CODEC with MIC/HP/SPK-AMP |
| AK4648EC | Stereo CODEC with MIC/HP/SPK-AMP |
| AK4650 | 16Bit ツヒ CODEC with MIC/HP/SPK-AMP & TSC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4646ENP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:STEREO CODEC+SPK |
| AK4646EZ | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/SPK-AMP |
| AK4647 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
| AK4647VN | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
| AK4647VQ | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。