- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4642EN (Asahi Kasei Microsystems Co.,Ltd) Stereo CODEC with MIC/HP/SPK-AMP PDF資料下載
參數(shù)資料
| 型號： | AK4642EN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | Stereo CODEC with MIC/HP/SPK-AMP |
| 中文描述： | 立體聲編解碼器麥克風/惠普/胰腎聯(lián)合移植腺苷 |
| 文件頁數(shù)： | 36/83頁 |
| 文件大?。?/td> | 670K |
| 代理商： | AK4642EN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
ASAHI KASEI
[AK4642EN]
MS0420-E-00
2005/09
- 36 -
ALC Operation
The ALC (Automatic Level Control) is done by ALC block when ALC bit is “1”. When only DAC is powered-up, ALC
circuit operates at playback path. When only ADC is powered-up or both ADC and DAC are powered-up, ALC circuit
operates at recording path.
PMADL bit, PMADR bit
PMDAC bit
LOOP bit
0
x
“00”
1
x
0
x
0
“01”, “10” or “11”
1
1
Recording Monitor Playback
Table 20. ALC Setting (x: Don’t care)
1. ALC Limiter Operation
During the ALC limiter operation, when either Lch or Rch exceeds the ALC limiter detection level (Table 21), the IVL
and IVR values (same value) are attenuated automatically by the amount defined by the ALC limiter ATT step (Table 22).
The IVL and IVR are then set to the same value for both channels.
When ZELMN bit = “0” (zero cross detection is enabled), the IVL and IVR values are changed by ALC limiter operation
at the individual zero crossing points of Lch and Rch or at the zero crossing timeout. ZTM1-0 bits set the zero crossing
timeout period of both ALC limiter and recovery operation (Table 23).
When ZELMN bit = “1” (zero cross detection is disabled), IVL and IVR values are immediately (period: 1/fs) changed by
ALC limiter operation. Attenuation step is fixed to 1 step regardless as the setting of LMAT1-0 bits.
The attenuation operation is done continuously until the input signal level becomes ALC limiter detection level (Table 21)
or less. After completing the attenuation operation, unless ALC bit is changed to “0”, the operation repeats when the input
signal level exceeds LMTH1-0 bits.
LMTH1
LMTH0 ALC Limier Detection Level
ALC Recovery Waiting Counter Reset Level
0
0
ALC Output
≥
2.5dBFS
0
1
ALC Output
≥
4.1dBFS
1
0
ALC Output
≥
6.0dBFS
1
1
ALC Output
≥
8.5dBFS
Table 21. ALC Limiter Detection Level / Recovery Counter Reset Level
ZELMN
LMAT1
LMAT0
0
0
0
1
1
0
1
1
1
x
x
Table 22. ALC Limiter ATT Step (x: Don’t care)
Zero Crossing Timeout Period
ZTM1
ZTM0
8kHz
0
0
128/fs
16ms
0
1
256/fs
32ms
1
0
512/fs
64ms
1
1
1024/fs
128ms
Table 23. ALC Zero Crossing Timeout Period
Status
Power-down
Playback
Recording
Recording & Playback
ALC
Power-down
Playback path
Recording path
Recording path
Recording path
Default
Default
2.5dBFS > ALC Output
≥
4.1dBFS
4.1dBFS > ALC Output
≥
6.0dBFS
6.0dBFS > ALC Output
≥
8.5dBFS
8.5dBFS > ALC Output
≥
12dBFS
ALC Limiter ATT Step
1 step
2 step
4 step
8 step
1step
Default
0.375dB
0.750dB
1.500dB
3.000dB
0.375dB
0
Default
16kHz
8ms
16ms
32ms
64ms
44.1kHz
2.9ms
5.8ms
11.6ms
23.2ms
相關PDF資料 |
PDF描述 |
|---|---|
| AK4643EN | Stereo CODEC with MIC/HP/RCV/SPK-AMP |
| AK4645EZ | Stereo CODEC with MIC/HP-AMP |
| AK4645 | Stereo CODEC with MIC/HP-AMP |
| AK4646EZ | Stereo CODEC with MIC/SPK-AMP |
| AK4646 | Stereo CODEC with MIC/SPK-AMP |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4642VN | 制造商:AKM 制造商全稱:AKM 功能描述:16-Bit ???￡ Stereo CODEC with MIC/HP/SPK-AMP |
| AK4643 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with built-in MIC/HP/RCV/SPK amplifier |
| AK4643EN | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP/RCV/SPK-AMP |
| AK4644 | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with built-in MIC/HP/RCV amplifier |
| AK4644EN | 制造商:AKM 制造商全稱:AKM 功能描述:Stereo CODEC with MIC/HP/RCV-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復。