- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4560A (Asahi Kasei Microsystems Co.,Ltd) 16bit CODEC with ALC and MIC/HP/SPK-Amps PDF資料下載
參數(shù)資料
| 型號： | AK4560A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16bit CODEC with ALC and MIC/HP/SPK-Amps |
| 中文描述： | 16位編解碼器ALC和麥克風(fēng)/惠普/胰腎聯(lián)合移植，放大器 |
| 文件頁數(shù)： | 42/47頁 |
| 文件大?。?/td> | 339K |
| 代理商： | AK4560A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁
ASAHI KASEI
[AK4560A]
MS0028-E-00
2000/05
- 42 -
(1) Recovery waiting counter reset level (LMTH) or reference value of recovery operation (REF6-0)
(2) Zero crossing timeout (ZTM1-0) & Recovery waiting time (WTM1-0)
Gain Level (RATT)
Zero crossing detect
Limiter detection level (LMTH)
Figure 33. The continuous ALC1 Recovery Operation
(1). When the input signal exceeds the ALC1 recovery waiting counter reset level, the ALC1 recovery operation stops, the
ALC1 recovery operation is repeated when input signal level is below “LMTH” again. When the IPGA value by
repeating the ALC1 recovery operation reaches the reference level (REF6-0 bits), the ALC1 recovery operation stops
also
(2). ZTM bit sets zero crossing timeout and WTM bit sets the ALC1 recovery operation period. When the ALC1 recovery
waiting time (WTM1-0 bits) is shorter than zero crossing timeout period of ZTM1-0 bit, the ALC1 recovery is
operated by the zero crossing timeout period of ZTM1-0 bit. Therefore, in this case the auto recovery operation period
is not constant.
3. ALC1 Operation OFF (ALC1 bit = “0”)
The zero crossing detection of IPGA is done to L/R channels independently. Zero crossing timeout is set by ZTM1-0 bits.
When the control register is written from uP, the zero crossing counter for L/R channels commonly is reset and its counter
starts. When the signal detects zero crossing or zero crossing timeout, the written value from uP becomes a valid for the
first time. In case of writing to the control register continually, the control register should be written by an interval more
than zero crossing timeout. If an appointed interval is written, there is possible to the different value the IPGA value of
L/R channels
For example, when the present IPGA value is updated by zero crossing detection in a channel of one side and other
channel is not updated, if the new data is written in IPGA, the updated channel is keeping the last IPGA value and other
channel is updated to a new IPGA value by the last zero crossing counter. Therefore, zero crossing counter does not reset
when the zero crossing detection is waiting.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4560AVQ | 16bit CODEC with ALC and MIC/HP/SPK-Amps |
| AK4561 | 16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4561VQ | 16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4562 | LOW POWER 20BIT CODEC WITH PGA |
| AK4562VN | LOW POWER 20BIT CODEC WITH PGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4560AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with ALC and MIC/HP/SPK-Amps |
| AK4561 | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4561VQ | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4562 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.A FOR AK4562 |
| AK4562VN | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER 20BIT CODEC WITH PGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。