- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385093 > AK4560A (Asahi Kasei Microsystems Co.,Ltd) 16bit CODEC with ALC and MIC/HP/SPK-Amps PDF資料下載
參數(shù)資料
| 型號： | AK4560A |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | 16bit CODEC with ALC and MIC/HP/SPK-Amps |
| 中文描述： | 16位編解碼器ALC和麥克風(fēng)/惠普/胰腎聯(lián)合移植，放大器 |
| 文件頁數(shù)： | 15/47頁 |
| 文件大?。?/td> | 339K |
| 代理商： | AK4560A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
ASAHI KASEI
[AK4560A]
MS0028-E-00
2000/05
- 15 -
OPERATION OVERVIEW
n
System Clock
The clock which are required to operate are MCLK (256fs/384fs), LRCK (fs), BCLK (32fs
～
). The master clock (MCLK)
should be synchronized with LRCK but the phase is free of care.
The MCLK can be input 256fs or 384fs. When 384fs is input, the internal master clock is divided into 2/3 automatically.
* fs is sampling frequency.
When the synchronization is out of phase by changing the clock frequencies during normal operation, the AK4560A may
occur click noise. In case of DAC, click noise is avoided by setting the inputs to “0”.
All external clocks (MCLK, BCLK and LRCK) should always be present. If these clocks are not provided, the AK4560A
may draw excess current and it is not possible to operate properly because utilizes dynamic refreshed logic internally. If
the external clocks are not present, the AK4560A should be in the power-down mode. (Refer to the “Power Management
Mode”.)
n
System Reset
AK4560A should be reset once by bringing PD pin “L” upon power-up. After the system reset operation, the all internal
AK4560A registers become initial value.
Initializing cycle is 8224/fs=171.3ms@fs=48kHz. During initializing cycle, the ADC digital data outputs of both
channels are forced to a 2's compliment, “0”. Output data of ADC settles data equivalent for analog input signal after
initializing cycle. This cycle is not for DAC.
As a normal initializing cycle may not be executed, nothing writes at address 02H during initializing cycle.
n
Digital High Pass Filter
The ADC has HPF for the DC offset cancel. The cut-off frequency of HPF is 3.7Hz (@fs=48kHz) and it is -0.15dB at
22Hz. It also scales with the sampling frequency (fs).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4560AVQ | 16bit CODEC with ALC and MIC/HP/SPK-Amps |
| AK4561 | 16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4561VQ | 16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4562 | LOW POWER 20BIT CODEC WITH PGA |
| AK4562VN | LOW POWER 20BIT CODEC WITH PGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4560AVQ | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with ALC and MIC/HP/SPK-Amps |
| AK4561 | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4561VQ | 制造商:AKM 制造商全稱:AKM 功能描述:16bit CODEC with built-in ALC and MIC/HP-Amp |
| AK4562 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.A FOR AK4562 |
| AK4562VN | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER 20BIT CODEC WITH PGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。