- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4545VQ (Asahi Kasei Microsystems Co.,Ltd) AC97 AUDIO CODEC WITH SRC AND DIT PDF資料下載
參數(shù)資料
| 型號： | AK4545VQ |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | AC97 AUDIO CODEC WITH SRC AND DIT |
| 中文描述： | AC97聲音解碼器與SRC和DIT |
| 文件頁數(shù)： | 16/33頁 |
| 文件大小： | 363K |
| 代理商： | AK4545VQ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
[ASAHI KASEI] [AK4545]
MS0058-E-00
2000/11
- 16 -
b)
Slot1
Audio input frame slot1’s stream echoes the control register index, for historical reference, for the data to be returned in slot2.
(Assuming that slots1 valid bit and slot2 valid bit in the slot0 had been tagged “valid” by the AK4545)
Status Address Port
Bit15
1/0
1/0
Bit14
Bit16
Bit17
Bit18
Status Address Port
Slot 2
Slot 0
Slot 1
SDATA_IN
BIT_CLK
1/0 1/0
0
0
1/0
0
1/0
Bit8
Bit9
Bit10
Bit12
Bit11
Bit13
1/0 1/0 1/0
0
Bit7
0
0
Bit1
Bit5
Bit6
Bit2
Bit3
Bit4
Bit0
Bit19
0
0
0
0
0
Bit19
This address shows register index for which data is being returned in the slot2.
This address port is the copy of slot1 of the output frame, and index address input to SDATA_OUT is loop ed back to
the AC97 controller through SDATA_IN even for non-supported register.
For On Demand base data transaction, when the DAC sampling rate is set less than 48kHz, then AK4545 will
request new audio data as required by setting the SLOTREQ bits 11 and 10 in Slot1 to 0 s. When no data is required
to support the selected sampling rate, these bits will be 1 s. When SLOTREQ bits are asserted as send data request
during the current frame on SDATA_IN, AC97 digital controller should send data onto the corresponding slot in the
next frame on SDATA_OUT.
If VRA is set 0, SLOTREQ bits show always 0 and sample rate is forced to 48ksps.
SLOTREQ Bit
19
18 12
11
Description
Reserved ( Set to 0 )
Control Register Index ( Set to 0s if tagged invalid )
Slot 3 Request : PCM Left channel
0: send data request, 1: do not send
Slot 4 Request : PCM Right channel
0: send data request, 1: do not send
Reserved ( Set to 0 )
Slot 6 Request : AK4545 doesnt use slot6. ( Set to 0 )
Slot 7 Request : Slot 7 cant be used at except 48KHz.
Set to 0.
Slot 8 Request : Slot 8 cant be used at except 48KHz.
Set to 0.
Slot 9 Request : AK4545 doesnt use slot9. ( Set to 0 )
Reserved ( Set to 0 )
10
9
8
7
6
5
4 0
c)Slot2: Status Data Port
Status data addressed by command address port of Output Stream is output through SDATA_IN pin.
Bit19:4
Control Register Read Data (the contents of indexed address in the slot 1)
Bit3:0
0
Note that the address of Status Data Port data are consistent with Status Address Port data of the slot 1
in the
same frame
. If the read operation is issued in the frame N by AC97 controller, Status Data Port data is output
through SDATA_IN in the frame N+1.
Note that data is output in only this frame, only one time and that
the
following frames are invalid if the next read operation is not issued.
d)Slot3
Record(ADC) data format is MSB first. Data format is 2s complement. As the resolution of the AK4545 is 18bit,
lower 2 bits are ignored. If ADC block is powered down, slot-3 valid bit in the slot 0 is invalid (0), and data is
output as all 0.
PCM Record Left Channel
Bit19:2
Bit1:0
Audio ADC left channel output
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4551 | LOW POWER & SMALL PACKAGE 20BIT CODEC |
| AK4551VT | LOW POWER & SMALL PACKAGE 20BIT CODEC |
| AK4554 | Low Power & Small Package 16bit ツヒ CODEC |
| AK4554VT | Low Power & Small Package 16bit ツヒ CODEC |
| AK4555 | Low Power & Small Package 20bit ツヒ CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4550 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.C FOR AK4550 |
| AK4550VT | 制造商:AKM 制造商全稱:AKM 功能描述:LOW POWER & SMALL PACKAGE 16BIT CODEC |
| AK4550VT-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4550VTP-E2 | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述:16BIT 3V |
| AK4551 | 制造商:AKM 制造商全稱:AKM 功能描述:EVALUATION BOARD REV.C FOR AK4551 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。