- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4528 (Asahi Kasei Microsystems Co.,Ltd) HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號(hào)： | AK4528 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC |
| 中文描述： | 高性能24位96kHz的音頻編解碼器 |
| 文件頁數(shù)： | 16/29頁 |
| 文件大小： | 284K |
| 代理商： | AK4528 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
ASAHI KASEI
[AK4528]
MS0011-E-00
2000/1
- 16 -
n
Power Down & Reset
The ADC and DAC of AK4528 are placed in the power-down mode by bringing a power down pin(PDN)=“L” and each
digital filter is also reset at the same time. The internal register values are initialized by PDN=“L”. This reset should always
be done after power-up.
In case of serial mode, the default value of both control registers for ADC and DAC are in reset state (RSTADN=
RSTDAN = ”0” ), each register sholud be cancelled after doing the needed setting. In case of the ADC, an analog
initialization cycle starts after exiting the power-down or reset state. Therefore, the output data, SDTO becomes available
after 516 cycles of LRCK. In case of DAC, the initialization cycle starts after PDN= “H” or PWVR bit = “1”. The power
down mode can be also controlled by the registers (PWAD, PWDA).
Power Supply
RSTADN(registe
RSTDAN(registe
PWAD(register)
PWDA(register)
PWVR(register)
ADC Internal State
SDTO
OATT
AOUT
DAC Internal State
External Mute
Example
External clocks
The clocks can be stopped.
PD
Reset INITA
Normal
PD
INITA
Normal
“0”
“0”
Output
Output
PD
Reset
PD
Normal
Normal
00H
00H
XXH
XXH
00H
00H
XXH
XXH
“0”
FI
Output
FI
MCLK, LRCK, BICK
PDN pin
*
*
*
INITD
*
Hi-Z
Hi-Z
Output
PD
Normal
00H
00H
XXH
512/fs
XXH
FI
*
*
Hi-Z
Output
PD
“0”
512/fs
INITD
·
INITA:
·
INITD:
·
PD:
·
XXH:
·
FI:
·
AOUT:
Initializing period of ADC analog section (516/fs).
Initializing period of DAC analog section (512/fs).
Power down state. In case of PDN= “L”, the contents of all registers are initialized, otherwise hold.
The current value in ATT register.
Fade in. After exiting power down and reset state, ATT value fades in by 8032/fs cycles(max).
Some pop noise may occur at “*”.
Figure 7. Reset & Power down sequence in Serial Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4528VF | HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC |
| AK4529 | High Performance Multi-channel Audio CODEC |
| AK4532 | Internet/Network/General Purpose Multimedia Audio CODEC |
| AKD4532 | Internet/Network/General Purpose Multimedia Audio CODEC |
| AK4533 | Audio Codec with Touch Screen Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4528_04 | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
| AK4528_12 | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
| AK4528VF | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
| AK4528VFP-E2 | 功能描述:IC AUDIO CODEC 24BIT 28VSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:立體聲音頻 數(shù)據(jù)接口:串行 分辨率（位）:18 b ADC / DAC 數(shù)量:2 / 2 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):81.5 / 88 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):82 / 87.5 電壓 - 電源，模擬:2.6 V ~ 3.3 V 電壓 - 電源，數(shù)字:1.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:48-TQFN-EP（7x7） 包裝:帶卷 (TR) |
| AK4528VM | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。