- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385092 > AK4527B (Asahi Kasei Microsystems Co.,Ltd) HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC PDF資料下載
參數(shù)資料
| 型號： | AK4527B |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 元件分類： | Codec |
| 英文描述： | HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC |
| 中文描述： | 高性能多通道音頻解碼器 |
| 文件頁數(shù)： | 20/33頁 |
| 文件大?。?/td> | 292K |
| 代理商： | AK4527B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
ASAHI KASEI
[AK4527B]
MS0056-E-00
2000/10
- 20 -
n
Power-Down
The ADC and DACs of AK4527B are placed in the power-down mode by bringing PDN “L” and both digital filters are
reset at the same time. PDN “L” also reset the control registers to their default values. In the power-down mode, the
analog outputs go to VCOM voltage and DZF1-2 pins go to “L”. This reset should always be done after power-up. In case
of the ADC, an analog initialization cycle starts after exiting the power-down mode. Therefore, the output data, SDTO
becomes available after 522 cycles of LRCK clock. In case of the DAC, an analog initialization cycle starts after exiting
the power-down mode. The analog outputs are VCOM voltage during the initialization. Figure 6 shows the power-up
sequence.
The ADC and DACs can be powered-down individually by PWADN and PWDAN bits. In this case, the internal register
values are not initialized. When PWADN = “0”, SDTO goes to “L”. When PWDAN = “0”, the analog outputs go to
VCOM voltage and DZF1-2 pins go to “H”. Because some click noise occurs, the analog output should muted externally
if the click noise influences system application.
ADC Internal
State
PDN
522/fs
Normal Operation
Power-down
Init Cycle
Normal Operation
(1)
Don’t care
GD
GD
Clock In
MCLK,LRCK,SCLK
ADC In
(Analog)
“0”data
ADC Out
(Digital)
Normal Operation
Power-down
Normal Operation
DAC Internal
State
“0”data
DAC In
(Digital)
DAC Out
(Analog)
GD
External
Mute
Mute ON
GD
(3)
(3)
(4)
(5)
(6)
(6)
(9)
516/fs
Init Cycle
(2)
DZF1/DZF2
(7)
(8)
10
～
11/fs (10)
Notes:
(1) The analog part of ADC is initialized after exiting the power-down state.
(2) The analog part of DAC is initialized after exiting the power-down state.
(3) Digital output corresponding to analog input and analog output corresponding to digital input have the group delay
(GD).
(4) ADC output is “0” data at the power-down state.
(5) Click noise occurs at the end of initialization of the analog part. Please mute the digital output externally if the click
noise influences system application. Required muting time depends on the configuration of the input buffer circuits.
Figure 12,13: 1s
Figure 14,15: 200ms
(6) Click noise occurs at the falling edge of PDN and at 512/fs after the rising edge of PDN.
(7) When the external clocks (MCLK, BICK and LRCK) are stopped, the AK4527B should be in the power-down
mode.
(8) DZF pins are “L” in the power-down mode (PDN = “L”).
(9) Please mute the analog output externally if the click noise (6) influences system application.
(10) DZF= “L” for 10
～
11/fs after PDN= “
↑
”.
Figure 6. Power-down/up sequence example
相關PDF資料 |
PDF描述 |
|---|---|
| AK4527BVQ | HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC |
| AK4528 | HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC |
| AK4528VF | HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC |
| AK4529 | High Performance Multi-channel Audio CODEC |
| AK4532 | Internet/Network/General Purpose Multimedia Audio CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4527BVQ | 制造商:AKM 制造商全稱:AKM 功能描述:HIGH PERFORMANCE MULTI-CHANNEL AUDIO CODEC |
| AK4528 | 制造商:AKM 制造商全稱:AKM 功能描述:HIGH PERFORMANCE 24BIT 96KHZ AUDIO CODEC |
| AK4528_04 | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
| AK4528_12 | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
| AK4528VF | 制造商:AKM 制造商全稱:AKM 功能描述:High Performance 24Bit 96kHz Audio CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。