- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4387ET (Asahi Kasei Microsystems Co.,Ltd) 106dB 192kHz 24-Bit 2ch ツヒ DAC PDF資料下載
參數(shù)資料
| 型號： | AK4387ET |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 106dB 192kHz 24-Bit 2ch ツヒ DAC |
| 中文描述： | 一零六分貝192kHz的24位2通道ツヒ數(shù)模轉換器 |
| 文件頁數(shù)： | 8/21頁 |
| 文件大小： | 257K |
| 代理商： | AK4387ET |
ASAHI KASEI
[AK4387]
MS0429-E-00
2005/09
- 8 -
OPERATION OVERVIEW
System Clock
The external clocks, which are required to operate the AK4387, are MCLK, LRCK and BICK. The master clock (MCLK)
should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation
filter and the delta-sigma modulator. There are two methods to set MCLK frequency. In Manual Setting Mode (ACKS bit
= “0”: Register 00H), the sampling speed is set by DFS0/1(Table 1). The frequency of MCLK at each sampling speed is
set automatically. (Table 2~4). After exiting reset (RSTN pin = “
↑
”), the AK4387 is in Auto Setting Mode. In Auto
Setting Mode (ACKS bit = “1”: Default), as MCLK frequency is detected automatically (Table 5), and the internal master
clock becomes the appropriate frequency (Table 6), it is not necessary to set DFS0/1.
All external clocks (MCLK, BICK and LRCK) should always be present whenever the AK4387 is in the normal operation
mode (RSTN pin = ”H”). If these clocks are not provided, the AK4387 may draw excess current and may fall into
unpredictable operation. This is because the device utilizes dynamic refreshed logic internally. The AK4387 should be
reset by RSTN pin = “L” after threse clocks are provided. If the external clocks are not present, the AK4387 should be in
the power-down mode (RSTN pin = “L”). After exiting reset at power-up etc., the AK4387 is in the power-down mode
until MCLK and LRCK are input.
DFS1
DFS0
0
0
Normal Speed Mode
0
1
Double Speed Mode
1
0
Quad Speed Mode
Table 1. Sampling Speed (Manual Setting Mode)
LRCK
MCLK
fs
256fs
384fs
512fs
32.0kHz
8.1920MHz 12.2880MHz
16.3840MHz
44.1kHz
11.2896MHz 16.9344MHz
22.5792MHz
48.0kHz
12.2880MHz 18.4320MHz
24.5760MHz
Table 2. System Clock Example (Normal Speed Mode @Manual Setting Mode)
LRCK
MCLK
fs
128fs
192fs
88.2kHz
11.2896MHz 16.9344MHz
22.5792MHz
96.0kHz
12.2880MHz 18.4320MHz
24.5760MHz
Table 3. System Clock Example (Double Speed Mode @Manual Setting Mode)
Sampling Rate (fs)
8kHz~48kHz
60kHz~96kHz
120kHz~192kHz
Default
BICK
64fs
2.0480MHz
2.8224MHz
3.0720MHz
768fs
1152fs
36.8640MHz
N/A
N/A
24.5760MHz
33.8688MHz
36.8640MHz
BICK
64fs
5.6448MHz
6.1440MHz
256fs
384fs
33.8688MHz
36.8640MHz
相關PDF資料 |
PDF描述 |
|---|---|
| AK4388 | 192kHz 24-Bit 2ch ツヒ DAC |
| AK4388ET | 192kHz 24-Bit 2ch ツヒ DAC |
| AK4388VT | 192kHz 24-Bit 2ch ツヒ DAC |
| AK4393VF | ADVANCED MULTI-BIT 96KHZ 24-BIT DAC |
| AK4393 | ADVANCED MULTI-BIT 96KHZ 24-BIT DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4388 | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 2ch ツヒ DAC |
| AK4388A | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 2ch ΔΣ DAC |
| AK4388AET | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 2ch ΔΣ DAC |
| AK4388AETP-E2 | 功能描述:IC DAC 24BIT PARALLEL 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AK4388ET | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 2ch ツヒ DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。