參數(shù)資料
型號： AK4359
廠商： Asahi Kasei Microsystems Co.,Ltd
英文描述： 192 KHZ 24 BIT 8CH DAC
中文描述： 192千赫24位8路數(shù)模轉(zhuǎn)換器
文件頁數(shù)： 23/32頁
文件大?。?/td> 369K
代理商： AK4359
ASAHI KASEI
[AK4359]
MS0289-E-00
2004/02
- 23 -
(2) I
2
C-bus Control Mode (I2C pin = “H”)
The AK4359 supports the fast-mode I
2
C-bus system (max: 400kHz).
Figure 15 shows the data transfer sequence at the I
2
C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 19). After the
START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction
bit (R/W) (Figure 16). The most significant six bits of the slave address are fixed as “001001”. The next one bit are CAD0
(device address bit). The bit identify the specific device on the bus. The hard-wired input pin (CAD0 pin) set them. If the
slave address match that of the AK4359 and R/W bit is “0”, the AK4359 generates the acknowledge and the write
operation is executed. If R/W bit is “1”, the AK4359 generates the not acknowledge since the AK4359 can be only a
slave-receiver. The master must generate the acknowledge-related clock pulse and release the SDA line (HIGH) during
the acknowledge clock pulse (Figure 20).
The second byte consists of the address for control registers of the AK4359. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 17). Those data after the second byte contain control data. The format is MSB
first, 8bits (Figure 18). The AK4359 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 19).
The AK4359 is capable of more than one byte write operation by one sequence. After receipt of the third byte, the
AK4359 generates an acknowledge, and awaits the next data again. The master can transmit more than one byte instead
of terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal 5bits
address counter is incremented by one, and the next data is taken into next address automatically. If the addresses exceed
1FH prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be
overwritten.
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW (Figure 21) except for the START and the STOP
condition.
S
T
A
R
T
Slave
Address
Address(n)
SDA
A
C
K
A
C
K
S
A
C
K
Sub
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W
A
C
K
Figure 15. Data transfer sequence at the I
2
C-bus mode
0
0
1
0
0
CAD1
CAD0
R/W
(Those CAD1/0 should match with CAD1/0 pins)
Figure 16. The first byte
0
0
0
A4
A3
A2
A1
A0
Figure 17. The second byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 18. Byte structure after the second byte
相關(guān)PDF資料
PDF描述
AKD4359 Circular Connector; No. of Contacts:22; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:12; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:12-35 RoHS Compliant: No
AK4359VF 192 KHZ 24 BIT 8CH DAC
AK4360 Low Power 2ch ΔΣ DAC with HP-AMP(帶耳機(jī)放大器的20位低電壓低功耗立體聲D/A轉(zhuǎn)換器)
AK4363 96KHz 24 Bit ΔΣ DAC with PLL(帶鎖相環(huán)的采樣速度96KHz，24位立體聲 ΔΣ D/A轉(zhuǎn)換器)
AK4363VF 96kHz 24Bit DAC with PLL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4359_06 制造商:AKM 制造商全稱:AKM 功能描述:106dB 192kHz 24-Bit 8ch DAC
AK4359A 制造商:AKM 制造商全稱:AKM 功能描述:106dB 192kHz 24-Bit 8ch DAC
AK4359AEF 制造商:AKM 制造商全稱:AKM 功能描述:106dB 192kHz 24-Bit 8ch DAC
AK4359AVF 制造商:AKM 制造商全稱:AKM 功能描述:106dB 192kHz 24-Bit 8ch DAC
AK4359VF 制造商:AKM 制造商全稱:AKM 功能描述:192 KHZ 24 BIT 8CH DAC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*