- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385089 > AK4115 (Asahi Kasei Microsystems Co.,Ltd) High Feature 192kHz 24bit Digital Audio Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | AK4115 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | High Feature 192kHz 24bit Digital Audio Interface Transceiver |
| 中文描述： | 高功能192kHz的24位數(shù)字音頻接口收發(fā)器 |
| 文件頁數(shù)： | 23/64頁 |
| 文件大小： | 606K |
| 代理商： | AK4115 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
ASAHI KASEI
[AK4115]
MS0573-E-00
2006/12
- 23 -
3. Validity bit
3-1. RX
In synchronous mode, the validity bit is available on the VOUT pin according to block start timing. In asynchronous
mode, the validity bit is available on the VOUT pin according to LRCK timing. The VRX bit is available in both modes.
The validity bit is outputted from SDTO pin with audio data in AES3 mode.
3-2. TX
The validity bit is controlled by the VIN pin or the VTX bit. Since the validity bit does not usually update every
sub-frame cycle, it can be controlled by the VIN pin according to LRCK timing in synchronous mode. In asynchronous
mode, it can be controlled by the VIN pin according to ELRCK timing. When the validity bit timing is synchronized with
the block start timing , the BCU_IO bit should be “0”. In asynchronous mode, the validity bit cannot be controlled by the
VIN pin when BCU_IO bit is set to “0”.
The input to VIN pin and VTX bit are ignored in AES3 mode and the validity bit on DAUX is outputted with audio data
from TX.
4. Block Start Signal Timing
In synchronous mode, the block start signal timing depends on LRCK. In asynchronous mode, it depends on ELRCK.
The channel status, user and validity bits are captured with the current audio sample. When the block start signal is an
input (BCU_IO bit = “0”), the block start signal should stay high for more than one sub-frame. When the block start
signal is an output (BCU_IO bit = “1”), the block start signal goes high at the start of frame 0 and remains high until the
end of frame 39.
The input to B pin is ignored in AES3 mode and the B bit on DAUX is used as the block start timing.
B (Input)
Don’t care
B (Output)
C (or U,V)
C(L0)
C(R0)
C(L1)
C(R39)
C(L38)
C(L40)
C(R191)
SDTO (DAUX)
LRCK(ELRCK)
(I
2
S)
L0
R0
L38
R39
R191
L1
L40
LRCK(ELRCK)
(Except I
2
S)
Don’t care
Figure 17. B, C, U, V Input/output timings
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4116VN | Low Power 48kHz Digital Audio Receiver |
| AK4120 | Sample Rate Converter with Mixer and Volume |
| AK4121A | Asynchronous Sample Rate Converter |
| AK4121AVF | Asynchronous Sample Rate Converter |
| AK4121 | ASYNCHRONOUS SAMPLE RATE CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4115VQ | 制造商:AKM 制造商全稱:AKM 功能描述:High Feature 192kHz 24bit Digital Audio Interface Transceiver |
| AK4115VQP | 功能描述:IC AUDIO DECODER 24BIT 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| AK4116 | 制造商:AKM 制造商全稱:AKM 功能描述:192kHz digital audio receiver |
| AK4116_05 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 48kHz Digital Audio Receiver |
| AK4116384D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。