參數(shù)資料
型號: AHA4013B
廠商: Electronic Theatre Controls, Inc.
英文描述: 12.5 MBytes/sec Reed-Solomon Error Correction Device
中文描述: 12.5 MB /秒的Reed - Solomon糾錯裝置
文件頁數(shù): 9/28頁
文件大?。?/td> 232K
代理商: AHA4013B
PS4013B-0600
Page 5 of 24
Advanced Hardware Architectures, Inc.
2.5
DATA FLOW
The device is first initialized for various
programmable parameters including: Erasure
Multiplier, Error Threshold, Number of Check
bytes, Number of Message bytes per block, Block
Length and a Control byte. Following this six-byte
initialization, the device may be used to encode,
decode or pass-through multiple blocks of data. The
device requires reinitialization when the parameters
are changed or a reset is required.
The device processes data as
blocks
containing Message and Check Bytes. Order of
input bytes must be first message byte X
K
1
through
last message byte X
0
, followed by first check byte
Y
R
1
through last check byte Y
0
. The device
processes the block in this manner:
- a block is clocked into the Input Buffer;
- transferred into the ECC module;
- passed to the Output Buffer in the reverse order
from what was received at the Input Port; and
- clocked out through the Output Port via the
Output Buffer. Consecutive blocks may be
input into the Input Buffer while the Output
Buffer is being emptied.
Data is available through the Output Port in
forward or reverse order. Forward order clocks out
the block the same as input and reverse order clocks
the check byte Y
0
through check bytes Y
R
1
followed by message byte X
0
through message byte
X
K
1
.
2.5.1
SHORTENED BLOCKS
This device allows for shortened RS blocks,
thus not requiring zero padding when decoding.
During encoding, conversely, zero padding is not
performed. When the device is programmed to
decode a block of less than 255 Bytes, only the
message bytes followed by check bytes are sent.
Prepending with zero value bytes to fill out the
block to 255 Bytes is not required.
Figure 3:
Data Input and Output Order
2.6
RESET AND INITIALIZATION
SEQUENCE
Reset and initialization first requires pulling the
RSTN low signal for at least two clocks while the
DSIN and DSON signals are held inactive, i.e., high
Following this sequence, the six internal
registers, referred to as
Initialization Registers
are
strobed by DSIN. These bytes are loaded in order of
1 through 6.
The RSTN must be active low for at least two
clocks before the first initialization byte is strobed
in and remain active for at least one clock after the
final byte. RSTN must be high for at least two
clocks before the first message byte can be strobed
into the device. For a detailed timing diagram, see
Figure 7
: Initialization and Reset Timing
.
The chip must be reset and initialized any time
a reset is necessary.
Caveat:
All six registers must be initialized
correctly for proper operation of the chip. The
device has no provisions for reading back
Initialization Register settings. This sequence must
be used if the device needs to be reset or any one
register needs updating, i.e., all registers must be
reinitialized for a change to any one register.
ECC
Core
Data Available
Reverse Order
Forward Order
Data Available
.
.
X
0
Y
Y
0
R-1
K-1
X
.
.
Y
0
X
0
R-1
Y
K-1
X
Last Byte Out
First Byte Out
First
Byte
In
Last
Byte
In
. . .
. . .
X
1
Y
1
Y
0
X
0
R-2
Y
R-1
Y
K-2
X
K-1
X
INPUT
BUFFER
OUTPUT
BUFFER
相關(guān)PDF資料
PDF描述
AHA4013B-050PJC 12.5 MBytes/sec Reed-Solomon Error Correction Device
AHA4541 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER
AHA4541A-PQC 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER
AHA4541A-PQI 311 MBITS/SEC TURBO PRODUCT CODE ENCODER/DECODER
AIC-33C94 Enhanced SCSI Bus Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AHA4013B-050PJC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12.5 MBytes/sec Reed-Solomon Error Correction Device
AHA4210 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Viterbi with Reed-Solomon Decoder
AHA4210A-062PJC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Viterbi with Reed-Solomon Decoder
AHA4210RSVP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Viterbi with Reed-Solomon Decoder
AHA4501 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AHA4501 Windows Evaluation Software - Product Brief