
SBOS531D – AUGUST 2010 – REVISED MAY 2012
Table 14. RESET Register: Address 0x09
Default: 0x00
Reset Register <7:0>
LOCATION
BIT NAME
(0 = LSB)
DEFAULT
R/W
FUNCTION
--
0
--
Reserved
--
1
0
--
Reserved
SOFTRST0,
These bits are used to perform a software reset of the ENABLE1,
SOFTRST1,
2, 3, 4
0, 0, 0
W
ENABLE2, CONTROL2, CONTROL3, and GAIN SELECT
SOFTRST2
registers. Writing '101' to these registers performs a software reset.
This bit is used to indicate the status of a PA thermal overload.
0 = On read, indicates that no thermal overload has occurred since
the last reset.
T_FLAG
5
0
R/W
0 = On write, resets this bit.
1 = On read, indicates that a thermal overload has occurred since
the last reset. Remains latched until reset.
This bit is used to indicate the status of a PA output current
overload.
0 = On read indicates that no current overload has occurred since
I_FLAG
6
0
R/W
the last reset.
0 = On write, resets this bit.
1 = On read indicates that a current overload has occurred since
the last reset. Remains latched until reset.
--
7
0
--
Reserved
Table 15. DieID Register: Address 0x0A
Default: 0x00
DieID Register <7:0>
LOCATION
BIT NAME
(0 = LSB)
DEFAULT
R/W
FUNCTION
DIE ID<0>
0
R
The Die ID register is hard-wired.
DIE ID<1>
1
0
R
The Die ID register is hard-wired.
DIE ID<2>
2
0
R
The Die ID register is hard-wired.
DIE ID<3>
3
0
R
The Die ID register is hard-wired.
DIE ID<4>
4
0
R
The Die ID register is hard-wired.
DIE ID<5>
5
0
R
The Die ID register is hard-wired.
DIE ID<6>
6
0
R
The Die ID register is hard-wired.
DIE ID<7>
7
0
R
The Die ID register is hard-wired.
Table 16. Revision Register: Address 0x0B
Default: 0x02
Revision Register <7:0>
LOCATION
BIT NAME
(0 = LSB)
DEFAULT
R/W
FUNCTION
REVISION ID<0>
0
R
The revision register is hard-wired.
REVISION ID<1>
1
R
The revision register is hard-wired.
REVISION ID<2>
2
0
R
The revision register is hard-wired.
REVISION ID<3>
3
0
R
The revision register is hard-wired.
REVISION ID<4>
4
0
R
The revision register is hard-wired.
REVISION ID<5>
5
0
R
The revision register is hard-wired.
REVISION ID<6>
6
0
R
The revision register is hard-wired.
REVISION ID<7>
7
0
R
The revision register is hard-wired.
38
Copyright 2010–2012, Texas Instruments Incorporated
Product Folder Link(s):
AFE031