參數(shù)資料
型號: AFE031AIRGZT
廠商: Texas Instruments
文件頁數(shù): 29/57頁
文件大?。?/td> 0K
描述: IC AFE POWERLINE COMM 48VQFN
特色產(chǎn)品: An Intelligent Solar Micro-Inverter Solution
標(biāo)準(zhǔn)包裝: 1
位數(shù): 10
通道數(shù): 1
電壓 - 電源,模擬: 3 V ~ 3.6 V
電壓 - 電源,數(shù)字: 3 V ~ 3.6 V
封裝/外殼: 48-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 48-VQFN 裸露焊盤(7x7)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 296-29692-6
SBOS531D – AUGUST 2010 – REVISED MAY 2012
SERIAL INTERFACE
The AFE031 is controlled through a serial interface that allows read/write access to the control and data
registers. A host SPI frame consists of a R/W bit, a 6-bit register address, and eight data bits. Data are shifted
out on the falling edge of SCLK and latched on the rising edge of SCLK. Refer to the Timing Diagrams for a valid
host SPI communications protocol. Table 7 through Table 16 show the complete register information.
Table 7. Data Register
REGISTER
ADDRESS
DEFAULT
FUNCTION
ENABLE1
0x01
0x00
Block enable or disable
GAIN SELECT
0x02
0x32
Rx and Tx gain select
ENABLE2
0x03
0x00
Block enable or disable
CONTROL1
0x04
0x00
Frequency select and calibration, Tx and Rx status
CONTROL2
0x05
0x01
Interrupt enable
RESET
0x09
0x00
Interrupt status and device reset
DIE_ID
0x0A
0x00
Die name
REVISION
0x0B
0x02
Die revision
Table 8. Command Register
LOCATION
BIT NAME
(15 = MSB)
R/W
FUNCTION
ADDR8
8
W
Register address bit
ADDR9
9
W
Register address bit
ADDR10
10
W
Register address bit
ADDR11
11
W
Register address bit
ADDR12
12
W
Register address bit
ADDR13
13
W
Register address bit
ADDR14
14
W
Register address bit
R/W
15
W
Read/write: read = 1, write = 0
Table 9. Enable1 Register: Address 0x01
Default: 0x00
Enable1 Register <7:0>
LOCATION
BIT NAME
(0 = LSB)
DEFAULT
R/W
FUNCTION
This bit is used to enable/disable the PA Block.
PA
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the Tx Block.
TX
1
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the Rx Block.
RX
2
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the ERx Block.
ERX
3
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the ETx Block.
ETX
4
0
R/W
0 = disabled, 1 = enabled.
This bit is used to enable/disable the DAC Block.
DAC
5
0
R/W
0 = DAC disabled; switch is connected to Tx_PGA_IN pin.
1 = DAC enabled; switch is connected to DAC output.
--
6
0
--
Reserved
--
7
0
--
Reserved
Copyright 2010–2012, Texas Instruments Incorporated
35
Product Folder Link(s): AFE031
相關(guān)PDF資料
PDF描述
VI-B3F-IV-S CONVERTER MOD DC/DC 72V 150W
TC500COE IC ANALOG FRONT END 16BIT 16SOIC
TC500ACPE IC ANALOG FRONT END 17BIT 16DIP
VI-B3D-IV-S CONVERTER MOD DC/DC 85V 150W
TC500CPE IC ANALOG FRONT END 16BIT 16DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AFE032 制造商:TI 制造商全稱:Texas Instruments 功能描述:Power-Line Communications Analog Front-End
AFE032IRGZR 制造商:TI 制造商全稱:Texas Instruments 功能描述:Power-Line Communications Analog Front-End
AFE032IRGZT 制造商:Texas Instruments 功能描述:- Tape and Reel 制造商:Texas Instruments 功能描述:IC AFE POWERLINE COMM 48VQFN
AFE1010A 制造商:Richco 功能描述:1.375 BASE 3/8-16 X 1IN STUD
AFE1015A 制造商:Richco 功能描述:1.375 BASE 3/8-16 X 2IN STUD