![](http://datasheet.mmic.net.cn/310000/ADV7343BSTZ_datasheet_16243986/ADV7343BSTZ_2.png)
ADV7342/ADV7343
TABLE OF CONTENTS
Features..............................................................................................1
Applications.......................................................................................1
Functional Block Diagram..............................................................1
Revision History...............................................................................3
Detailed Features..............................................................................4
General Description.........................................................................4
Specifications.....................................................................................5
Power Supply and Voltage Specifications..................................5
Voltage Reference Specifications................................................5
Input Clock Specifications ..........................................................5
Analog Output Specifications.....................................................6
Digital Input/Output Specifications...........................................6
Digital Timing Specifications .....................................................7
MPU Port Timing Specifications...............................................8
Power Specifications ....................................................................8
Video Performance Specifications.............................................9
Timing Diagrams............................................................................10
Absolute Maximum Ratings..........................................................17
Thermal Resistance....................................................................17
ESD Caution................................................................................17
Pin Configuration and Function Descriptions...........................18
Typical Performance Characteristics...........................................20
MPU Port Description...................................................................25
I
2
C Operation..............................................................................25
SPI Operation..............................................................................26
Register Map Access.......................................................................27
Register Programming...............................................................27
Subaddress Register (SR7 to SR0)............................................27
Input Configuration.......................................................................44
Standard Definition Only..........................................................44
Enhanced Definition/High Definition Only..........................45
Simultaneous Standard Definition and Enhanced
Definition/High Definition.......................................................45
Enhanced Definition Only (at 54 MHz) .................................46
Output Configuration....................................................................47
Features............................................................................................48
Output Oversampling................................................................48
ED/HD Nonstandard Timing Mode........................................48
ED/HD Timing Reset ................................................................49
Rev. 0 | Page 2 of 88
SD Subcarrier Frequency Lock, Subcarrier Phase Reset, and
Timing Reset............................................................................... 49
SD VCR FF/RW Sync ................................................................ 50
Vertical Blanking Interval......................................................... 50
SD Subcarrier Frequency Registers.......................................... 50
SD Noninterlaced Mode............................................................ 51
SD Square Pixel Mode............................................................... 51
Filters............................................................................................ 52
ED/HD Test Pattern Color Controls....................................... 53
Color Space Conversion Matrix............................................... 53
SD Luma and Color Control..................................................... 54
SD Hue Adjust Control.............................................................. 55
SD Brightness Detect................................................................. 55
SD Brightness Control............................................................... 55
SD Input Standard Auto Detection.......................................... 55
Double Buffering........................................................................ 56
Programmable DAC Gain Control.......................................... 56
Gamma Correction.................................................................... 56
ED/HD Sharpness Filter and Adaptive Filter Controls......... 58
ED/HD Sharpness Filter and Adaptive Filter Application
Examples...................................................................................... 59
SD Digital Noise Reduction...................................................... 60
SD Active Video Edge Control................................................. 61
External Horizontal and Vertical
Synchronization Control........................................................... 63
Low Power Mode........................................................................ 64
Cable Detection.......................................................................... 64
DAC Auto Power-Down............................................................ 64
Pixel and Control Port Readback............................................. 64
Reset Mechanism........................................................................ 64
Printed Circuit Board Layout and Design .................................. 65
DAC Configurations.................................................................. 65
Voltage Reference....................................................................... 65
Video Output Buffer and Optional Output Filter.................. 65
Printed Circuit Board (PCB) Layout....................................... 66
Typical Application Circuit....................................................... 68
Appendix 1—Copy Generation Management System .............. 69
SD CGMS.................................................................................... 69
ED CGMS.................................................................................... 69
HD CGMS................................................................................... 69
CGMS CRC Functionality........................................................ 69