參數(shù)資料
型號(hào)： ADV7341EBZ
廠商： Analog Devices, Inc.
英文描述： Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
中文描述： 多格式視頻編碼器，6個(gè)12位噪聲整形視頻㈢交叉連接系統(tǒng)
文件頁(yè)數(shù)： 46/88頁(yè)
文件大?。?/td> 1066K
代理商： ADV7341EBZ
ADV7340/ADV7341
ENHANCED DEFINITION/HIGH DEFINITION ONLY
Subaddress 0x01, Bits[6:4] = 001 or 010
Enhanced definition (ED) or high definition (HD) YCrCb data
can be input in either 4:2:2 or 4:4:4 formats. If desired, dual data
rate (DDR) pixel data inputs can be employed (4:2:2 format only).
Enhanced definition (ED) or high definition (HD) RGB data
can be input in 4:4:4 format (single data rate only).
The clock signal must be provided on the CLKIN_A pin. Input
synchronization signals are provided on the P_HSYNC,
P_VSYNC and P_BLANK pins.
16-/20-Bit 4:2:2 YCrCb Mode (SDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 16-/20-bit 4:2:2 YCrCb input mode, the Y pixel data is
input on Pin Y9 to Pin Y2/Y0, with Y0 being the LSB in
20-bit input mode.
The CrCb pixel data is input on Pin C9 to Pin C2/C0, with C0
being the LSB in 20-bit input mode.
8-/10-Bit 4:2:2 YCrCb Mode (DDR)
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 1
In 8-/10-bit DDR 4:2:2 YCrCb input mode, the Y pixel data is
input on Pin Y9 to Pin Y2/Y0 upon either the rising or falling
edge of CLKIN_A. Y0 is the LSB in 10-bit input mode.
The CrCb pixel data is also input on Pin Y9 to Pin Y2/Y0
upon the opposite edge of CLKIN_A. Y0 is the LSB in 10-bit
input mode.
Whether the Y data is clocked in upon the rising or falling edge
of CLKIN_A is determined by Subaddress 0x01, Bits[2:1] (see
Figure 52 and Figure 53).
Rev. 0 | Page 46 of 88
3FF
00
00
X
Y
Y0
Y1
Cr0
CLKIN_A
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 00 IN THIS CASE.
Y[9:Y]
Cb0
0
Figure 52. ED/HD-DDR Input Sequence (EAV/SAV)—Option A
3FF
00
00
XY
Cb0
Cr0
Y1
CLKIN_
A
Y[9:0]
Y0
NOTES
1. SUBADDRESS 0x01 [2:1] SHOULD BE SET TO 11 IN THIS CASE.
0
Figure 53. ED/HD-DDR Input Sequence (EAV/SAV)—Option B
24-/30-Bit 4:4:4 YCrCb Mode
Subaddress 0x35, Bit 1 = 0; Subaddress 0x33, Bit 6 = 0
In 24-/30-bit 4:4:4 YCrCb input mode, the Y pixel data is input on
Pin Y9 to Pin Y2/Y0, with Y0 being the LSB in 30-bit input mode.
The Cr pixel data is input on Pin S9 to Pin S2/S0, with S0 being
the LSB in 30-bit input mode.
The Cb pixel data is input on Pin C9 to Pin C2/C0, with C0
being the LSB in 30-bit input mode.
24-/30-Bit 4:4:4 RGB Mode
Subaddress 0x35, Bit 1 = 1
In 24-/30-bit 4:4:4 RGB input mode, the red pixel data is input
on Pin S9 to Pin S2/S0, the green pixel data is input on Pin Y9
to Pin Y2/Y0, and the blue pixel data is input on Pin C9 to
Pin C2/C0. S0, Y0, and C0 are the respective bus LSBs in 30-bit
input mode.
MPEG2
DECODER
CLKIN_
A
C[9:0]
S[9:0]
Y[9:0]
INTERLACED TO
PROGRESSIVE
YCrCb
ADV7340/
ADV7341
P_VSYNC,
P_HSYNC,
P_BLANK
10
Cb
10
Cr
10
Y
3
0
Figure 54. ED/HD Only Example Application
SIMULTANEOUS STANDARD DEFINITION AND
ENHANCED DEFINITION/HIGH DEFINITION
Subaddress 0x01, Bits[6:4] = 011 or 100
The ADV7340/ADV7341 are able to simultaneously process SD
4:2:2 YCrCb data and ED/HD 4:2:2 YCrCb data. The 27 MHz
SD clock signal must be provided on the CLKIN_A pin. The
ED/HD clock signal must be provided on the CLKIN_B pin. SD
input synchronization signals are provided on the S_HSYNC
and S_VSYNC pins. ED/HD input synchronization signals are
provided on the P_HSYNC, P_VSYNC and P_BLANK pins.
SD 8-/10-Bit 4:2:2 YCrCb and ED/HD-SDR 16-/20-Bit
4:2:2 YCrCb
The SD 8-/10-bit 4:2:2 YCrCb pixel data is input on Pin S9 to
Pin S2/S0, with S0 being the LSB in 10-bit input mode.
The ED/HD 16-/20-bit 4:2:2 Y pixel data is input on Pin Y9 to
Pin Y2/Y0, with Y0 being the LSB in 20-bit input mode.
The ED/HD 16-/20-bit 4:2:2 CrCb pixel data is input on Pin C9
to Pin C2/C0, with C0 being the LSB in 20-bit input mode.
SD 8-/10-Bit 4:2:2 YCrCb and ED/HD-DDR 8-/10-Bit
4:2:2 YCrCb
The SD 8-/10-bit 4:2:2 YCrCb pixel data is input on Pin S9 to
Pin S2/S0, with S0 being the LSB in 10-bit input mode.
The ED/HD-DDR 8-/10-bit 4:2:2 Y pixel data is input on Pin Y9
to Pin Y2/Y0 upon the rising or falling edge of CLKIN_B. Y0 is
the LSB in 10-bit input mode.
The ED/HD-DDR 8-/10-bit 4:2:2 CrCb pixel data is also input
on Pin Y9 to Pin Y2/Y0 upon the opposite edge of CLKIN_B.
Y0 is the LSB in 10-bit input mode.
相關(guān)PDF資料
PDF描述
ADV7343BSTZ Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342 Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342BSTZ Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343 Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7344 Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7342 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342BSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343BSTZ 功能描述:IC ENCODER VIDEO W/DAC 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7343WBSTZ 功能描述:IC ENCODER VID 12BIT DAC 64LQFP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻編碼器 應(yīng)用:DVD，Blu-Ray 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*