參數(shù)資料
型號: ADV7341EBZ
廠商: Analog Devices, Inc.
英文描述: Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS
中文描述: 多格式視頻編碼器,6個12位噪聲整形視頻㈢交叉連接系統(tǒng)
文件頁數(shù): 41/88頁
文件大?。?/td> 1066K
代理商: ADV7341EBZ
ADV7340/ADV7341
Table 27. Register 0x8A to Register 0x98
SR7 to
SR0
Register
0x8A
SD Timing Register 0
Rev. 0 | Page 41 of 88
Bit Description
SD Slave/Master Mode.
Bit Number
4
0
1
0
1
Register Setting
Slave mode.
Master mode.
Mode 0.
Mode 1.
Mode 2.
Mode 3.
No delay.
2 clock cycles.
4 clock cycles.
6 clock cycles.
40 IRE.
7.5 IRE.
A low-high-low transition
resets the internal SD timing
counters.
t
a
= 1 clock cycle.
t
a
= 4 clock cycles.
t
a
= 16 clock cycles.
t
a
= 128 clock cycles.
t
b
= 0 clock cycles.
t
b
= 4 clock cycles.
t
b
= 8 clock cycles.
t
b
= 18 clock cycles.
t
c
= t
b
.
t
c
= t
b
+ 32 μs.
1 clock cycle.
4 clock cycles.
16 clock cycles.
128 clock cycles.
0 clock cycles.
1 clock cycle.
2 clock cycles.
3 clock cycles.
Subcarrier Frequency Bits[7:0].
Subcarrier Frequency Bits[15:8].
Subcarrier Frequency
Bits[23:16].
Subcarrier Frequency
Bits[31:24].
Subcarrier Phase Bits[9:2].
Extended Data Bits[7:0].
Extended Data Bits[15:8].
Data Bits[7:0].
Data Bits[15:8].
Setting any of these bits to 1
disables pedestal on the line
number indicated by the bit
settings.
Reset
Value
0x08
7
x
6
0
1
5
0
0
1
1
3
1
2
0
0
1
1
1
0
1
0
1
0
0
1
SD Timing Mode.
Reserved.
SD Luma Delay.
SD Minimum Luma Value.
SD Timing Reset.
0
0
1
1
x
x
x
0
1
0
1
x
x
x
x
x
0
0
1
1
x
x
x
0
1
0
1
0
1
x
x
x
0
0
1
1
x
x
x
0
1
0
1
x
x
x
0
0
1
1
x
x
x
0
1
0
1
x
x
x
0x00
SD HSYNC Width.
SD HSYNC to VSYNC Delay.
SD HSYNC to VSYNC Rising
Edge Delay (Mode 1 Only).
SD VSYNC Width (Mode 2
Only).
0x8B
SD Timing Register 1
(Note: Applicable in
master modes only,
that is, Subaddress
0x8A, Bit 0 = 1)
SD HSYNC to Pixel Data
Adjust.
0x8C
0x8D
0x8E
SD F
SC
Register 0
1
SD F
SC
Register 1
1
SD F
SC
Register 2
1
Subcarrier Frequency Bits[7:0].
Subcarrier Frequency Bits[15:8].
Subcarrier Frequency
Bits[23:16].
Subcarrier Frequency
Bits[31:24].
Subcarrier Phase Bits[9:2].
Extended Data on Even Fields.
Extended Data on Even Fields.
Data on Odd Fields.
0x1F
0x7C
0xF0
0x8F
SD F
SC
Register 3
1
x
x
x
x
x
x
x
x
0x21
0x90
0x91
0x92
0x93
0x94
0x95
0x96
0x97
0x98
1
SD subcarrier frequency registers default to NTSC subcarrier frequency values.
SD F
SC
Phase
SD Closed Captioning
SD Closed Captioning
SD Closed Captioning
SD Closed Captioning Data on Odd Fields.
SD Pedestal Register 0
SD Pedestal Register 1
SD Pedestal Register 2
SD Pedestal Register 3
x
x
x
x
x
17
25
17
25
x
x
x
x
x
16
24
16
24
x
x
x
x
x
15
23
15
23
x
x
x
x
x
14
22
14
22
x
x
x
x
x
13
21
13
21
x
x
x
x
x
12
20
12
20
x
x
x
x
x
11
19
11
19
x
x
x
x
x
10
18
10
18
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
Pedestal on Odd Fields.
Pedestal on Odd Fields.
Pedestal on Even Fields.
Pedestal on Even Fields.
相關(guān)PDF資料
PDF描述
ADV7343BSTZ Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342 Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342BSTZ Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343 Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7344 Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7342 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7342BSTZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs
ADV7343BSTZ 功能描述:IC ENCODER VIDEO W/DAC 64-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799
ADV7343WBSTZ 功能描述:IC ENCODER VID 12BIT DAC 64LQFP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻編碼器 應(yīng)用:DVD,Blu-Ray 電壓 - 電源,模擬:2.6 V ~ 3.46 V 電壓 - 電源,數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP(10x10) 標(biāo)準(zhǔn)包裝:1