![](http://datasheet.mmic.net.cn/310000/ADV7340_datasheet_16243980/ADV7340_2.png)
ADV7340/ADV7341
TABLE OF CONTENTS
Features..............................................................................................1
Applications.......................................................................................1
Functional Block Diagram..............................................................1
Revision History...............................................................................3
Detailed Features..............................................................................4
General Description.........................................................................4
Specifications.....................................................................................5
Power Supply and Voltage Specifications..................................5
Voltage Reference Specifications................................................5
Input Clock Specifications ..........................................................5
Analog Output Specifications.....................................................6
Digital Input/Output Specifications...........................................6
Digital Timing Specifications .....................................................7
MPU Port Timing Specifications...............................................8
Power Specifications ....................................................................8
Video Performance Specifications.............................................9
Timing Diagrams............................................................................10
Absolute Maximum Ratings..........................................................18
Thermal Resistance....................................................................18
ESD Caution................................................................................18
Pin Configuration and Function Descriptions...........................19
Typical Performance Characteristics...........................................21
MPU Port Description...................................................................26
I
2
C Operation..............................................................................26
SPI Operation..............................................................................27
Register Map Access.......................................................................28
Register Programming...............................................................28
Subaddress Register (SR7 to SR0)............................................28
Input Configuration.......................................................................45
Standard Definition Only..........................................................45
Enhanced Definition/High Definition Only..........................46
Simultaneous Standard Definition and Enhanced
Definition/High Definition.......................................................46
Enhanced Definition Only (at 54 MHz) .................................47
Output Configuration....................................................................48
Features............................................................................................49
Output Oversampling................................................................49
ED/HD Nonstandard Timing Mode........................................49
ED/HD Timing Reset ................................................................50
Rev. 0 | Page 2 of 88
SD Subcarrier Frequency Lock, Subcarrier Phase Reset,
and Timing Reset ....................................................................... 50
SD VCR FF/RW Sync ................................................................ 51
Vertical Blanking Interval......................................................... 51
SD Subcarrier Frequency Registers.......................................... 51
SD Noninterlaced Mode............................................................ 52
SD Square Pixel Mode............................................................... 52
Filters............................................................................................ 53
ED/HD Test Pattern Color Controls....................................... 54
Color Space Conversion Matrix............................................... 54
SD Luma and Color Control..................................................... 55
SD Hue Adjust Control.............................................................. 56
SD Brightness Detect................................................................. 56
SD Brightness Control............................................................... 56
SD Input Standard Auto Detection.......................................... 56
Double Buffering........................................................................ 57
Programmable DAC Gain Control.......................................... 57
Gamma Correction.................................................................... 57
ED/HD Sharpness Filter and Adaptive Filter Controls........ 59
ED/HD Sharpness Filter and Adaptive Filter Application
Examples...................................................................................... 60
SD Digital Noise Reduction...................................................... 61
SD Active Video Edge Control................................................. 62
External Horizontal and Vertical
Synchronization Control........................................................... 64
Low Power Mode........................................................................ 65
Cable Detection.......................................................................... 65
DAC Auto Power-Down............................................................ 65
Pixel and Control Port Readback............................................. 65
Reset Mechanism........................................................................ 65
Printed Circuit Board Layout and Design .................................. 66
DAC Configurations.................................................................. 66
Voltage Reference....................................................................... 66
Video Output Buffer and Optional Output Filter.................. 66
Printed Circuit Board (PCB) Layout....................................... 67
Typical Application Circuit....................................................... 69
Appendix 1—Copy Generation Management System .............. 70
SD CGMS.................................................................................... 70
ED CGMS.................................................................................... 70
HD CGMS................................................................................... 70
CGMS CRC Functionality........................................................ 70