- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7300A (Analog Devices, Inc.) Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7300A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| 中文描述： | 多格式統(tǒng)計(jì)，逐行掃描/ HDTV視頻編碼器與六噪聲整形⑩12位DAC |
| 文件頁(yè)數(shù)： | 34/68頁(yè) |
| 文件大?。?/td> | 1544K |
| 代理商： | ADV7300A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)
REV. A
–34–
ADV7300A/ADV7301A
Table XIV. Truth Table
P_HSYNC
P_VSYNC
1
P_BLANK
1
Reference
2
1
→
0
0
0
→
1
1
1
0
0
→
1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0
0
→
1
1
→
0
50% point of falling edge of tri-level horizontal sync signal
25% point of rising edge of tri-level horizontal sync signal
50% point of falling edge of tri-level horizontal sync signal
50% start of active video
50% end of active video
a
b
c
d
e
NOTES
For standards that do not require a tri-sync level, P_BLANK must be tied low at all times.
1
When Async Timing Mode is enabled, P_BLANK, Pin 25 becomes an active high input. P_BLANK is set to active low at Address 10h, Bit 6.
2
See Figure 28.
LCC1
GLL
P19–P10
ADV7185
VIDEO
DECODER
COMPOSITE
VIDEO
1
CLKIN_A
RTC_SCR_TR
DAC A
DAC B
DAC C
DAC D
DAC E
DAC F
S9–S0
RTC
LOW
COUNT START
128
TIME SLOT 01
13
0
14 BITS
RESERVED
14
21
19
F
SC
PLL INCREMENT
2
VALID
SAMPLE
INVALID
SAMPLE
8/LINE
LOCKED
CLOCK
6768
4 BITS
RESERVED
0
SEQUENCE
BIT
RESET
BIT
4
RESERVED
5 BITS
RESERVED
ADV7300A/
ADV7301A
NOTES
1
i.e., VCR OR CABLE
2
F
PLL INCREMENT IS 22 BITS LONG. VALUE LOADED INTO ADV7300A/ADV7301A F
DDS REGISTER IS F
PLL INCREMENTS BITS 21:0
PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD BE WRITTEN TO THE SUBCARRIER FREQUENCY REGISTERS
OF THE ADV7300A/ADV7301A.
3
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED; NTSC: 0 = NO CHANGE
4
RESET ADV7300A/ADV7301A DDS
NOT USED
Figure 29. RTC Timing and Connections
SD VCR FF/RW Sync
[Subaddress 42h, Bit 5]
In DVD record applications where the encoder is used with a
decoder, the VCR FF/RW Sync Control Bit can be used for
nonstandard input video, i.e., in Fast Forward or Rewind Modes.
In Fast Forward Mode, the sync information for the start of a
new field in the incoming video usually occurs before the total
number of lines/fields are reached; in Rewind Mode, this sync
signal occurs usually after the total number of lines/fields are
reached. Conventionally, this means that the output video will
have an erroneous start of new field signals, one generated by the
incoming video and one when the internal lines/field counters
reach the end of a field. When VCR FF/RW sync control is en-
abled [Subaddress 42h, Bit 5], the lines/field counters are
updated according to the incoming VSYNC signal, and the ana-
log output matches the incoming VSYNC signal.
This control is available in all slave timing modes except Slave
Mode 0.
RESET SEQUENCE
A reset is activated with a high-to-low transition on the
RESET
pin (Pin 33) according to the timing specifications. The
ADV7300A/ADV7301A will revert to the default output con-
figuration. Figure 30 illustrates the
RESET
sequence timing.
RESET
DIGITAL TIMING
OFF
DIGITAL TIMING SIGNALS SUPPRESSED
VALID VIDEO
TIMING ACTIVE
DACs
PIXEL DATA
VALID
Figure 30.
RESET
Timing Sequence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7300AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7302A | 32X2 SHROUDED VERT. HDR |
| ADV7302AKST | Sand Paper; Abrasive Grade:A VFN; Color:Maroon; Pack Quantity:6; Roll Length:30ft; Width:2" |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7300AKST | 制造商:Analog Devices 功能描述: |
| ADV7301A | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301AKST | 功能描述:IC DAC VIDEO HDTV 6-12BIT 64LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV73025702 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73025801 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。